Datasheet > 存储 > SRAM> CY14B512Q

CY14B512Q

更新时间： 2024-11-26 09:41:07

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
33页	1530K
描述
512-Kbit (64 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY14B512Q 数据手册

CY14C512Q

CY14B512Q

CY14E512Q

512-Kbit (64 K × 8) SPI nvSRAM

512-Kbit (64

K × 8) SPI nvSRAM

■ Industry standard configurations

❐ Operating voltages:

Features

■ 512-Kbit nonvolatile static random access memory (nvSRAM)

• CY14C512Q: V_CC= 2.4 V to 2.6 V

• CY14B512Q: V_CC= 2.7 V to 3.6 V

• CY14E512Q: V_CC= 4.5 V to 5.5 V

❐ Industrial temperature

❐ 8- and 16-pin small outline integrated circuit (SOIC) package

❐ Restriction of hazardous substances (RoHS) compliant

internally organized as 64 K × 8

❐ STORE to QuantumTrap nonvolatile elements initiated

automatically on power-down (AutoStore) or by using SPI

instruction (Software STORE) or HSB pin (Hardware

STORE)

❐ RECALL to SRAM initiated on power-up (Power-Up

RECALL) or by SPI instruction (Software RECALL)

Functional Overview

❐ Support automatic STORE on power-down with a small

capacitor (except for CY14X512Q1A)

The Cypress CY14X512Q combines a 512-Kbit nvSRAM^[1]with

a nonvolatile element in each memory cell with serial SPI

interface. The memory is organized as 64 K words of 8 bits each.

The embedded nonvolatile elements incorporate the

QuantumTrap technology, creating the world’s most reliable

nonvolatile memory. The SRAM provides infinite read and write

cycles, while the QuantumTrap cells provide highly reliable

nonvolatile storage of data. Data transfers from SRAM to the

nonvolatile elements (STORE operation) takes place

automatically at power-down (except for CY14X512Q1A). On

power-up, data is restored to the SRAM from the nonvolatile

memory (RECALL operation). You can also initiate the STORE

and RECALL operations through SPI instruction.

■ High reliability

❐ Infinite read, write, and RECALL cycles

❐ 1million STORE cycles to QuantumTrap

❐ Data retention: 20 years at 85 C

■ 40-MHz, and 104-MHz High-speed serial peripheral interface

(SPI)

❐ 40-MHz clock rate SPI write and read with zero cycle delay

❐ 104-MHz clock rate SPI write and SPI read (with special fast

read instructions)

❐ Supports SPI mode 0 (0,0) and mode 3 (1,1)

■ SPI access to special functions

❐ Nonvolatile STORE/RECALL

❐ 8-byte serial number

Configuration

Feature

CY14X512Q1A CY14X512Q2A CY14X512Q3A

❐ Manufacturer ID and Product ID

❐ Sleep mode

AutoStore

Yes

■ Write protection

Software

STORE

Yes

❐ Hardware protection using Write Protect (WP) pin

❐ Software protection using Write Disable instruction

❐ Software block protection for 1/4, 1/2, or entire array

Hardware

STORE

Yes

■ Low power consumption

❐ Average active current of 3 mA at 40 MHz operation

❐ Average standby mode current of 150 A

❐ Sleep mode current of 8 A

Logic Block Diagram

V_CCV_CAP

Serial Number

8 x 8

Power Control

Block

Manufacture ID/

Product ID

QuantrumTrap

64 K x 8

SLEEP

STORE

SRAM

64 K x 8

RDSN/WRSN/RDID

READ/WRITE

STORE/RECALL/ASENB/ASDISB

Memory

Data &

Address

Control

RECALL

SPI Control Logic

Write Protection

Instruction decoder

SCK

WRSR/RDSR/WREN

Status Register

Note

1. This device will be referred to as nvSRAM throughout the document.

Cypress Semiconductor Corporation

Document #: 001-65267 Rev. *B

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised May 5, 2011

[+] Feedback

12 3 4 5 6 7...33

中文翻译

下载PDF

与CY14B512Q相关器件

型号	品牌	获取价格	描述	数据表
CY14B512Q1	CYPRESS	获取价格	512-Kbit (64 K × 8) Serial (SPI) nvSRAM
CY14B512Q1_12	CYPRESS	获取价格	512-Kbit (64 K Ã 8) Serial (SPI) nvSRAM
CY14B512Q1_13	CYPRESS	获取价格	512-Kbit (64 K x 8) Serial (SPI) nvSRAM
CY14B512Q1A-SXI	CYPRESS	获取价格	512-Kbit (64 K Ã 8) SPI nvSRAM
CY14B512Q1A-SXIT	CYPRESS	获取价格	512-Kbit (64 K Ã 8) SPI nvSRAM
CY14B512Q2	CYPRESS	获取价格	512-Kbit (64 K × 8) Serial (SPI) nvSRAM
CY14B512Q2A-SXI	CYPRESS	获取价格	512-Kbit (64 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
CY14B512Q2A-SXI	INFINEON	获取价格	nvSRAM (non-volatile SRAM)
CY14B512Q2A-SXIT	CYPRESS	获取价格	512-Kbit (64 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
CY14B512Q2A-SXIT	INFINEON	获取价格	nvSRAM (non-volatile SRAM)

与CY14B512Q相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14B512Q

CY14B512Q 数据手册

与CY14B512Q相关器件

与CY14B512Q相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14B512Q

CY14B512Q 数据手册

与CY14B512Q相关器件

与CY14B512Q相关文章

您还可以找

您在本页遇到什么问题？