5秒后页面跳转
CY14B104LA-ZSP45XCT PDF预览

CY14B104LA-ZSP45XCT

更新时间: 2024-09-25 08:21:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管
页数 文件大小 规格书
22页 864K
描述
Non-Volatile SRAM, 512KX8, 45ns, CMOS, PDSO54, ROHS COMPLIANT, TSOP2-54

CY14B104LA-ZSP45XCT 数据手册

 浏览型号CY14B104LA-ZSP45XCT的Datasheet PDF文件第2页浏览型号CY14B104LA-ZSP45XCT的Datasheet PDF文件第3页浏览型号CY14B104LA-ZSP45XCT的Datasheet PDF文件第4页浏览型号CY14B104LA-ZSP45XCT的Datasheet PDF文件第5页浏览型号CY14B104LA-ZSP45XCT的Datasheet PDF文件第6页浏览型号CY14B104LA-ZSP45XCT的Datasheet PDF文件第7页 
PRELIMINARY  
CY14B104LA, CY14B104NA  
4 Mbit (512K x 8/256K x 16) nvSRAM  
Features  
Functional Description  
20 ns, 25 ns, and 45 ns Access Times  
The Cypress CY14B104LA/CY14B104NA is a fast static RAM,  
with a nonvolatile element in each memory cell. The memory is  
Internally organized as 512K x 8 (CY14B104LA) or 256K x 16  
(CY14B104NA)  
organized as 512K bytes of 8 bits each or 256K words of 16 bits  
each. The embedded nonvolatile elements incorporate  
QuantumTrap technology, producing the world’s most reliable  
nonvolatile memory. The SRAM provides infinite read and write  
cycles, while independent nonvolatile data resides in the highly  
reliable QuantumTrap cell. Data transfers from the SRAM to the  
nonvolatile elements (the STORE operation) takes place  
automatically at power down. On power up, data is restored to  
the SRAM (the RECALL operation) from the nonvolatile memory.  
Both the STORE and RECALL operations are also available  
under software control.  
Hands off Automatic STORE on power down with only a small  
Capacitor  
STORE to QuantumTrap® nonvolatile elements initiated by  
software, device pin, or AutoStore® on power down  
RECALL to SRAM initiated by software or power up  
Infinite Read, Write, and Recall Cycles  
200,000 STORE cycles to QuantumTrap  
20 year data retention  
Single 3V +20% to 10% operation  
Commercial and Industrial Temperatures  
48-ball FBGA and 44/54-pin TSOP-II packages  
Pb-free and RoHS compliance  
Logic block diagram[1, 2, 3]  
9&$3  
9&&  
4XDWUXPꢀ7UDS  
ꢁꢂꢃꢄꢀ;ꢀꢁꢂꢃꢄ  
$
$
$
$
$
$
$
32:(5  
5
2
:
&21752/  
6725(  
5(&$//  
6725(ꢅ5(&$//  
&21752/  
'
(
&
2
'
(
5
+6%  
67$7,&ꢀ5$0  
$55$<  
ꢁꢂꢃꢄꢀ;ꢀꢁꢂꢃꢄ  
$
$
$
62)7:$5(  
'(7(&7  
$ꢇꢃꢀꢋꢀ$ꢁ  
ꢇꢌ  
$
ꢇꢄ  
'4ꢂ  
'4ꢇ  
'4ꢁ  
'4ꢈ  
,
'4ꢃ  
'4ꢉ  
'4ꢊ  
1
3
8
7
%
8
)
)
(
5
6
'4ꢌ  
&2/801ꢀ,ꢅ2  
'4ꢄ  
'4ꢆ  
'4ꢇꢂ  
2(  
&2/801ꢀ'(&  
:(  
'4ꢇꢇ  
'4ꢇꢁ  
'4ꢇꢈ  
'4ꢇꢃ  
&(  
%/(  
$
$
$
$
$
$
$
$
ꢇꢇ  
ꢇꢂ  
ꢇꢁ  
ꢇꢈ  
ꢇꢃ  
ꢇꢉ ꢇꢊ  
'4ꢇꢉ  
%+(  
Note  
1. Address A - A for x8 configuration and Address A - A for x16 configuration.  
0
18  
0
17  
2. Data DQ - DQ for x8 configuration and Data DQ - DQ for x16 configuration.  
0
7
0
15  
3. BHE and BLE are applicable for x16 configuration only.  
Cypress Semiconductor Corporation  
Document #: 001-49918 Rev. **  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised November 5, 2008  
[+] Feedback  

与CY14B104LA-ZSP45XCT相关器件

型号 品牌 获取价格 描述 数据表
CY14B104LA-ZSP45XI CYPRESS

获取价格

Non-Volatile SRAM, 512KX8, 45ns, CMOS, PDSO54, ROHS COMPLIANT, TSOP2-54
CY14B104LA-ZSP45XIT CYPRESS

获取价格

Non-Volatile SRAM, 512KX8, 45ns, CMOS, PDSO54, ROHS COMPLIANT, TSOP2-54
CY14B104L-BA15XCT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-BA15XI CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-BA15XIT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-BA20XCT CYPRESS

获取价格

4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-BA20XI CYPRESS

获取价格

4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-BA20XIT CYPRESS

获取价格

4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-BA25XI CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-BA25XIT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM