Datasheet > CY14B102N-ZSP15XI

CY14B102N-ZSP15XI

更新时间： 2024-11-06 08:27:47

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器光电二极管
页数	文件大小	规格书
21页	621K
描述
Non-Volatile SRAM, 128KX16, 15ns, CMOS, PDSO54, ROHS COMPLIANT, TSOP2-54

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY14B102N-ZSP15XI 数据手册

浏览型号CY14B102N-ZSP15XI的Datasheet PDF文件第2页

浏览型号CY14B102N-ZSP15XI的Datasheet PDF文件第3页

浏览型号CY14B102N-ZSP15XI的Datasheet PDF文件第4页

浏览型号CY14B102N-ZSP15XI的Datasheet PDF文件第5页

浏览型号CY14B102N-ZSP15XI的Datasheet PDF文件第6页

浏览型号CY14B102N-ZSP15XI的Datasheet PDF文件第7页

ADVANCE

CY14B102L, CY14B102N

2-Mbit (256K x 8/128K x 16) nvSRAM

Features

Functional Description

■ 15 ns, 20 ns, 25 ns, and 45 ns access times

The Cypress CY14B102L/CY14B102N is a fast static RAM, with

a nonvolatile element in each memory cell. The memory is

■ Internally organized as 256K x 8 (CY14B102L) or 128K x 16

(CY14B102N)

organized as 256K words of 8 bits each or 128K words of 16 bits

each. The embedded nonvolatile elements incorporate

QuantumTrap technology, producing the world’s most reliable

nonvolatile memory. The SRAM provides infinite read and write

cycles, while independent nonvolatile data resides in the highly

reliable QuantumTrap cell. Data transfers from the SRAM to the

nonvolatile elements (the STORE operation) takes place

automatically at power down. On power up, data is restored to

the SRAM (the RECALL operation) from the nonvolatile memory.

Both STORE and RECALL operations are also available under

software control.

■ Hands off automatic STORE on power down with only a small

capacitor

■ STORE to QuantumTrap^™nonvolatile elements initiated by

software, device pin, or AutoStore^™on power down

■ RECALL to SRAM initiated by software or power up

■ Infinite read, write, and recall cycles

■ 200,000 STORE cycles to QuantumTrap

■ 20 year data retention

■ Single 3V +20%, –10% operation

■ Commercial, Industrial and Automotive temperatures

■ 48-pin FBGA, 44 and 54-pin TSOP II packages

■ Pb-free and RoHS compliance

Logic Block Diagram

CAP

[1]

A - A

Address

[1]

DQ0 - DQ7

CY14B102L

CY14B102N

HSB

BHE

BLE

Note

1. Address A - A and Data DQ0 - DQ7 for x8 configuration, Address A - A and Data DQ0 - DQ15 for x16 configuration.

Cypress Semiconductor Corporation

Document Number: 001-45754 Rev. *A

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised June 27, 2008

[+] Feedback

12 3 4 5 6 7...21

中文翻译

下载PDF

与CY14B102N-ZSP15XI相关器件

型号	品牌	获取价格	描述	数据表
CY14B102N-ZSP20XCT	CYPRESS	获取价格	Non-Volatile SRAM, 128KX16, 20ns, CMOS, PDSO54, ROHS COMPLIANT, TSOP2-54
CY14B102N-ZSP45XAT	CYPRESS	获取价格	Non-Volatile SRAM, 128KX16, 45ns, CMOS, PDSO54, ROHS COMPLIANT, TSOP2-54
CY14B102N-ZSP45XCT	CYPRESS	获取价格	Non-Volatile SRAM, 128KX16, 45ns, CMOS, PDSO54, ROHS COMPLIANT, TSOP2-54
CY14B104K	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM with Real Time Clock
CY14B104K_1106	CYPRESS	获取价格	4-Mbit (512 K x 8/256 K x 16) nvSRAM with Real Time Clock 25 ns and 45 ns access times
CY14B104K_12	CYPRESS	获取价格	4-Mbit (512 K Ã 8/256 K Ã 16) nvSRAM with R
CY14B104KA	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM with Real-Time-Clock
CY14B104KA-ZS20XCT	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM with Real-Time-Clock
CY14B104KA-ZS20XI	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM with Real-Time-Clock
CY14B104KA-ZS20XIT	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM with Real-Time-Clock

与CY14B102N-ZSP15XI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14B102N-ZSP15XI

CY14B102N-ZSP15XI 数据手册

与CY14B102N-ZSP15XI相关器件

与CY14B102N-ZSP15XI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14B102N-ZSP15XI

CY14B102N-ZSP15XI 数据手册

与CY14B102N-ZSP15XI相关器件

与CY14B102N-ZSP15XI相关文章

您还可以找

您在本页遇到什么问题？