5秒后页面跳转
CY14B101Q1A-SXI PDF预览

CY14B101Q1A-SXI

更新时间: 2024-01-22 07:32:07
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
34页 1095K
描述
1-Mbit (128 K x 8) Serial (SPI) nvSRAM Data retention: 20 years at 85 °C

CY14B101Q1A-SXI 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:DFN包装说明:0.196 INCH, ROHS COMPLIANT, MO-240, DFN-8
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.41
风险等级:5.66Is Samacsys:N
JESD-30 代码:R-XDSO-N8JESD-609代码:e4
长度:6 mm内存密度:1048576 bit
内存集成电路类型:NON-VOLATILE SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端子数量:8字数:131072 words
字数代码:128000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX8封装主体材料:UNSPECIFIED
封装代码:VSON封装等效代码:SOLCC8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
并行/串行:SERIAL峰值回流温度(摄氏度):260
电源:3/3.3 V认证状态:Not Qualified
座面最大高度:0.8 mm最大待机电流:0.005 A
子类别:SRAMs最大压摆率:0.01 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5 mm
Base Number Matches:1

CY14B101Q1A-SXI 数据手册

 浏览型号CY14B101Q1A-SXI的Datasheet PDF文件第2页浏览型号CY14B101Q1A-SXI的Datasheet PDF文件第3页浏览型号CY14B101Q1A-SXI的Datasheet PDF文件第4页浏览型号CY14B101Q1A-SXI的Datasheet PDF文件第5页浏览型号CY14B101Q1A-SXI的Datasheet PDF文件第6页浏览型号CY14B101Q1A-SXI的Datasheet PDF文件第7页 
CY14C101Q  
CY14B101Q, CY14E101Q  
1-Mbit (128 K × 8) Serial (SPI) nvSRAM  
1-Mbit (128  
K × 8) Serial (SPI) nvSRAM  
Industry standard configurations  
Operating voltages:  
Features  
1-Mbit nonvolatile static random access memory (nvSRAM)  
internally organized as 128 K × 8  
STORE to QuantumTrap nonvolatile elements initiated  
automatically on power-down (AutoStore) or by using SPI  
instruction (Software STORE) or HSB pin (Hardware  
STORE)  
• CY14C101Q: VCC = 2.4 V to 2.6 V  
• CY14B101Q: VCC = 2.7 V to 3.6 V  
• CY14E101Q: VCC = 4.5 V to 5.5 V  
Industrial temperature  
8- and 16-pin small outline integrated circuit (SOIC) package  
Restriction of hazardous substances (RoHS) compliant  
RECALL to SRAM initiated on power-up (Power-Up  
RECALL) or by SPI instruction (Software RECALL)  
Support automatic STORE on power-down with a small  
capacitor (except for CY14X101Q1A)  
Functional Overview  
The Cypress CY14X101Q combines a 1-Mbit nvSRAM with a  
nonvolatile element in each memory cell with serial SPI interface.  
The memory is organized as 128 K words of 8 bits each. The  
embedded nonvolatile elements incorporate the QuantumTrap  
technology, creating the world’s most reliable nonvolatile  
memory. The SRAM provides infinite read and write cycles, while  
the QuantumTrap cells provide highly reliable nonvolatile  
storage of data. Data transfers from SRAM to the nonvolatile  
elements (STORE operation) takes place automatically at  
power-down (except for CY14X101Q1A). On power-up, data is  
restored to the SRAM from the nonvolatile memory (RECALL  
operation). You can also initiate the STORE and RECALL  
operations through SPI instruction.  
High reliability  
Infinite read, write, and RECALL cycles  
1million STORE cycles to QuantumTrap  
Data retention: 20 years at 85 °C  
40 MHz, and 104 MHz High-speed serial peripheral interface  
(SPI)  
40-MHz clock rate SPI write and read with zero cycle delay  
104-MHz clock rate SPI write and SPI read (with special fast  
read instructions)  
Supports SPI mode 0 (0,0) and mode 3 (1,1)  
SPI access to special functions  
Nonvolatile STORE/RECALL  
8-byte serial number  
Manufacturer ID and Product ID  
Sleep mode  
Write protection  
Hardware protection using Write Protect (WP) pin  
Software protection using Write Disable instruction  
Software block protection for 1/4, 1/2, or entire array  
Low power consumption  
Configuration  
Feature  
CY14X101Q1A CY14X101Q2A CY14X101Q3A  
AutoStore  
No  
Yes  
Yes  
Yes  
Yes  
Software  
STORE  
Yes  
Hardware  
STORE  
No  
No  
Yes  
Average active current of 3 mA at 40 MHz operation  
Average standby mode current of 150 A  
Sleep mode current of 8 A  
Logic Block Diagram  
Serial Number  
8 x 8  
Manufacture ID/  
Product ID  
Status Register  
Quantrum Trap  
128 K x 8  
WRSR/RDSR/WREN  
RDSN/WRSN/RDID  
STORE  
SRAM  
128 K x 8  
SI  
CS  
Memory  
Data & Address  
Control  
RECALL  
READ/WRITE  
SPI Control Logic  
Write Protection  
STORE/RECALL/ASENB/ASDISB  
SCK  
Instruction decoder  
WP  
SO  
VCC  
VCAP  
SLEEP  
Power Control  
Block  
Cypress Semiconductor Corporation  
Document #: 001-54393 Rev. *F  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised May 5, 2011  

CY14B101Q1A-SXI 替代型号

型号 品牌 替代类型 描述 数据表
CY14B101Q2A-SXIT CYPRESS

完全替代

1-Mbit (128 K x 8) Serial (SPI) nvSRAM Data r
CY14B101Q2A-SXI CYPRESS

完全替代

1-Mbit (128 K x 8) Serial (SPI) nvSRAM Data r
CY14B101J1-SXI CYPRESS

完全替代

1 Mbit (128 K × 8) Serial (I2C) nvSRAM

与CY14B101Q1A-SXI相关器件

型号 品牌 获取价格 描述 数据表
CY14B101Q1A-SXIT CYPRESS

获取价格

1-Mbit (128 K x 8) Serial (SPI) nvSRAM Data r
CY14B101Q1-LHXC CYPRESS

获取价格

1 Mbit (128K x 8) Serial SPI nvSRAM
CY14B101Q1-LHXCT CYPRESS

获取价格

1 Mbit (128K x 8) Serial SPI nvSRAM
CY14B101Q1-LHXI CYPRESS

获取价格

1 Mbit (128K x 8) Serial SPI nvSRAM
CY14B101Q1-LHXIT CYPRESS

获取价格

1 Mbit (128K x 8) Serial SPI nvSRAM
CY14B101Q2 CYPRESS

获取价格

1 Mbit (128K x 8) Serial SPI nvSRAM
CY14B101Q2A-S104XI CYPRESS

获取价格

Non-Volatile SRAM, 128KX8, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, MS-012, SOIC-8
CY14B101Q2A-SXI CYPRESS

获取价格

1-Mbit (128 K x 8) Serial (SPI) nvSRAM Data r
CY14B101Q2A-SXI INFINEON

获取价格

nvSRAM (non-volatile SRAM)
CY14B101Q2A-SXIT CYPRESS

获取价格

1-Mbit (128 K x 8) Serial (SPI) nvSRAM Data r