5秒后页面跳转
CXL5507P PDF预览

CXL5507P

更新时间: 2024-11-11 22:11:35
品牌 Logo 应用领域
索尼 - SONY 消费电路商用集成电路光电二极管
页数 文件大小 规格书
9页 107K
描述
CMOS-CCD 1H Delay Line for NTSC

CXL5507P 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP8,.3
针数:8Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:R-PDIP-T8JESD-609代码:e0
长度:9.4 mm功能数量:1
端子数量:8最高工作温度:60 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP8,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified座面最大高度:4.1 mm
子类别:Other Consumer ICs最大压摆率:15 mA
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

CXL5507P 数据手册

 浏览型号CXL5507P的Datasheet PDF文件第2页浏览型号CXL5507P的Datasheet PDF文件第3页浏览型号CXL5507P的Datasheet PDF文件第4页浏览型号CXL5507P的Datasheet PDF文件第5页浏览型号CXL5507P的Datasheet PDF文件第6页浏览型号CXL5507P的Datasheet PDF文件第7页 
CXL5507M/P  
CMOS-CCD 1H Delay Line for NTSC  
Description  
CXL5507M  
8 pin SOP (Plastic)  
CXL5507P  
8 pin DIP (Plastic)  
The CXL5507M/P are CMOS-CCD delay line ICs  
that provide 1H delay time for NTSC signals including  
the external low-pass filter.  
Features  
Single 5V power supply  
Low power consumption 50mW (Typ.)  
Built-in peripheral circuits  
Functions  
453-bit CCD register  
Clock driver  
Auto-bias circuit  
Input clamp circuit  
Sample-and-hold circuit  
Absolute Maximum Ratings (Ta = 25°C)  
Supply voltage  
VDD  
6
V
°C  
Operating temperature Topr  
Storage temperature Tstg  
Allowable power dissipation  
PD  
–10 to +60  
–55 to +150 °C  
Structure  
CMOS-CCD  
CXL5507M  
CXL5507P  
350  
480  
mW  
mW  
Recommended Operating Condition (Ta = 25°C)  
Supply voltage VDD 5 ± 5%  
V
Recommended Clock Conditions (Ta = 25°C)  
Input clock amplitude VCLK 0.3 to 1.0  
Vp-p  
(0.5Vp-p typ.)  
7.159090 MHz  
Input clock waveform Sine wave  
Clock frequency  
fCLK  
Input Signal Amplitude  
VSIG 500mVp-p (Typ.), 527mVp-p (Max.)  
Blook Diagram and Pin Configuration (Top View)  
(at internal clamp condition)  
8
7
6
5
Auto-bias circuit  
Bias circuit  
Timing circuit  
Clock driver  
Bias circuit (A)  
Bias circuit (B)  
CCD  
(453bit)  
Output circuit  
(S/H 1bit)  
Clamp circuit  
2
3
4
1
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by  
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the  
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.  
– 1 –  
E90908A7X-PS  

与CXL5507P相关器件

型号 品牌 获取价格 描述 数据表
CXL5508M SONY

获取价格

CMOS-CCD 1H Delay Line for PAL
CXL5508M/P ETC

获取价格

CMOS-CCD 1H Delay Line for PAL
CXL5508P SONY

获取价格

CMOS-CCD 1H Delay Line for PAL
CXL5509M SONY

获取价格

CMOS-CCD 1H/2H Delay Line for NTSC
CXL5509M/P ETC

获取价格

CMOS-CCD 1H/2H Delay Line for NTSC
CXL5509P SONY

获取价格

CMOS-CCD 1H/2H Delay Line for NTSC
CXL5512M SONY

获取价格

CMOS-CCD 1H Delay Line for NTSC
CXL5512M/P ETC

获取价格

CMOS-CCD 1H Delay Line for NTSC
CXL5512P SONY

获取价格

CMOS-CCD 1H Delay Line for NTSC
CXL5513M SONY

获取价格

CMOS-CCD 1H Delay Line for NTSC