5秒后页面跳转
CXL5502M PDF预览

CXL5502M

更新时间: 2024-01-27 15:18:01
品牌 Logo 应用领域
索尼 - SONY 商用集成电路光电二极管
页数 文件大小 规格书
13页 188K
描述
CMOS-CCD 1H Delay Line for NTSC

CXL5502M 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP14,.3针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.83Is Samacsys:N
商用集成电路类型:CONSUMER CIRCUITJESD-30 代码:R-PDIP-T14
长度:19.2 mm功能数量:1
端子数量:14最高工作温度:60 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:5 V认证状态:Not Qualified
座面最大高度:4.1 mm子类别:Other Consumer ICs
最大压摆率:28 mA最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

CXL5502M 数据手册

 浏览型号CXL5502M的Datasheet PDF文件第2页浏览型号CXL5502M的Datasheet PDF文件第3页浏览型号CXL5502M的Datasheet PDF文件第4页浏览型号CXL5502M的Datasheet PDF文件第5页浏览型号CXL5502M的Datasheet PDF文件第6页浏览型号CXL5502M的Datasheet PDF文件第7页 
CXL5502M/N/P  
CMOS-CCD 1H Delay Line for NTSC  
For the availability of this product, please contact the sales office.  
Description  
CXL5502M  
CXL5502N  
The CXL5502M/N/P are CMOS-CCD delay line ICs  
that provide 1H delay time for NTSC signals including  
the external low-pass filter.  
14 pin SOP (Plastic)  
16 pin SSOP (Plastic)  
The ICs contain a PLL circuit (quadruple progression).  
Features  
Single power supply (5V)  
Low power consumption 95mW (Typ.)  
Built-in peripheral circuits  
Clamp level of I/O signal can be selected  
Built-in quadruple PLL circuit  
CXL5502P  
14 pin DIP (Plastic)  
Functions  
905-bit CCD register  
Clock driver  
Autobias circuit  
Input clamp circuit  
Sample and hold circuit  
PLL circuit (quadruple progression)  
Absolute Maximum Ratings (Ta = 25°C)  
Supply voltage  
VDD  
6
V
Operating temperature Topr  
Storage temperature Tstg  
Allowable power dissipation  
PD  
–10 to +60  
°C  
Structure  
–55 to +150 °C  
CMOS-CCD  
CXL5502M  
400  
260  
800  
mW  
mW  
mW  
CXL5502N  
CXL5502P  
Recommended Operating Condition (Ta = 25°C)  
Supply voltage 5 ± 5%  
VDD  
V
Recommended Clock Conditions (Ta = 25°C)  
Input clock amplitude VCLK 0.3 to 1.0  
Vp-p  
(0.5Vp-p typ.)  
3.579545 MHz  
Clock frequency  
fCLK  
Input clock waveform Sine wave  
Input Signal Amplitude  
VSIG 500mVp-p (Typ.), 572mVp-p (Max.)  
(at internal clamp condition)  
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by  
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the  
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.  
– 1 –  
E89930E79-PS  

与CXL5502M相关器件

型号 品牌 描述 获取价格 数据表
CXL5502M/N/P ETC CMOS-CCD 1H Delay Line for NTSC

获取价格

CXL5502N SONY CMOS-CCD 1H Delay Line for NTSC

获取价格

CXL5502P SONY CMOS-CCD 1H Delay Line for NTSC

获取价格

CXL5504M SONY CMOS-CCD 1H Delay Line for NTSC

获取价格

CXL5504M/P ETC TV/Video Delay Line Circuit

获取价格

CXL5504P SONY CMOS-CCD 1H Delay Line for NTSC

获取价格