Datasheet > CXK79M72C161GB-44

CXK79M72C161GB-44

更新时间： 2024-11-30 17:00:47

品牌	Logo	应用领域
索尼 - SONY		时钟静态存储器内存集成电路
页数	文件大小	规格书
27页	361K
描述
Standard SRAM, 256KX72, 2.3ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, PLASTIC, BGA-209

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CXK79M72C161GB-44 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	BGA, BGA209,11X19,40	针数：	209
Reach Compliance Code：	unknown	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.92
最长访问时间：	2.3 ns	最大时钟频率 (fCLK)：	227 MHz
I/O 类型：	COMMON	JESD-30 代码：	R-PBGA-B209
JESD-609代码：	e0	长度：	22 mm
内存密度：	18874368 bit	内存集成电路类型：	STANDARD SRAM
内存宽度：	72	功能数量：	1
端子数量：	209	字数：	262144 words
字数代码：	256000	工作模式：	SYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：
组织：	256KX72	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	BGA
封装等效代码：	BGA209,11X19,40	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	240	电源：	1.5/1.8,1.8 V
认证状态：	Not Qualified	座面最大高度：	2.3 mm
最大待机电流：	0.25 A	最小待机电流：	1.7 V
子类别：	SRAMs	最大压摆率：	0.7 mA
最大供电电压 (Vsup)：	1.95 V	最小供电电压 (Vsup)：	1.7 V
标称供电电压 (Vsup)：	1.8 V	表面贴装：	YES
技术：	CMOS	温度等级：	OTHER
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	BALL
端子节距：	1 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	10	宽度：	14 mm
Base Number Matches：	1

CXK79M72C161GB-44 数据手册

浏览型号CXK79M72C161GB-44的Datasheet PDF文件第2页

浏览型号CXK79M72C161GB-44的Datasheet PDF文件第3页

浏览型号CXK79M72C161GB-44的Datasheet PDF文件第4页

浏览型号CXK79M72C161GB-44的Datasheet PDF文件第5页

浏览型号CXK79M72C161GB-44的Datasheet PDF文件第6页

浏览型号CXK79M72C161GB-44的Datasheet PDF文件第7页

CXK79M72C161GB CXK79M18C161GB

CXK79M36C161GB

SONYÒ SRAM

33/4/44

16Mb 1x1Lp LVCMOS High Speed Synchronous SRAMs (256Kb x 72 or 512Kb x 36 or 1Mb x 18)

Preliminary

Description

The CXK79M72C161GB (organized as 262,144 words by 72 bits), CXK79M36C161GB (organized as 524,288 words by 36

bits), and the CXK79M18C161GB (organized as 1,048,576 words by 18 bits) are high speed CMOS synchronous static RAMs

with common I/O pins. They are manufactured in compliance with the JEDEC-standard 209 pin BGA package pinouts defined

for SigmaRAMs. They integrate input registers, high speed RAM, output registers, and a two-deep write buffer onto a single

monolithic IC. Single Data Rate (SDR) Pipelined (PL) read operations and Late Write (LW) write operations are supported,

providing a high-performance user interface. Positive and negative output clocks are provided for applications requiring source-

synchronous operation.

All address and control input signals are registered on the rising edge of the CK input clock.

During read operations, output data is driven valid once, from the rising edge of CK, one full cycle after the address and control

signals are registered.

During write operations, input data is registered once, on the rising edge of CK, one full cycle after the address and control

signals are registered.

Output drivers are series-terminated, and output impedance is selectable via the ZQ control pin. When ZQ is tied “low”, the

impedance of the SRAM’s output drivers is set to ~25W. When ZQ is tied “high” or left unconnected, the impedance of the

SRAM’s output drivers is set to ~50W.

300 MHz operation (300 Mbps) is obtained from a single 1.8V power supply. JTAG boundary scan interface is provided using

a subset of IEEE standard 1149.1 protocol.

Features

•

3 Speed Bins

Cycle Time / Data Access Time

3.3ns / 1.8ns

-33

-4

4.0ns / 2.1ns

-44

4.4ns / 2.3ns

•

Single 1.8V power supply (V ): 1.7V (min) to 1.95V (max)

Dedicated output supply voltage (V

LVCMOS-compatible I/O interface

Common I/O

): 1.8V or 1.5V typical

DDQ

Single Data Rate (SDR) data transfers

Pipelined (PL) read operations

Late Write (LW) write operations

Burst capability with internally controlled Linear Burst address sequencing

Burst length of two, three, or four, with automatic address wrap

Full read/write data coherency

Byte write capability

Two cycle deselect

Single-ended input clock (CK)

Data-referenced output clocks (CQ/CQ)

Selectable output driver impedance via dedicated control pin (ZQ)

Depth expansion capability (2 or 4 banks) via programmable chip enables (E2, E3, EP2, EP3)

JTAG boundary scan (subset of IEEE standard 1149.1)

209 pin (11x19), 1mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

16Mb 1x1Lp, LVCMOS, rev 0.2

1 / 27

July 6, 2001

12 3 4 5 6 7...27

中文翻译

下载PDF

与CXK79M72C161GB-44相关器件

型号	品牌	获取价格	描述	数据表
CXK79M72C161GB-5	SONY	获取价格	Standard SRAM, 256KX72, 2.3ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, PLASTIC, BGA-209
CXK79M72C164GB	SONY	获取价格	18Mb 1x1Dp HSTL High Speed Synchronous SRAMs (256Kb x 72 or 512Kb x 36)
CXK79M72C164GB-3	SONY	获取价格	Standard SRAM, 256KX72, 1.9ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, PLASTIC, BGA-209
CXK79M72C164GB-33	SONY	获取价格	Standard SRAM, 256KX72, 1.9ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, PLASTIC, BGA-209
CXK79M72C165GB	SONY	获取价格	18Mb 1x1Dp LVCMOS High Speed Synchronous SRAMs (256Kb x 72 or 512Kb x 36)
CXK79M72C165GB-4	SONY	获取价格	Standard SRAM, 256KX72, 2.1ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, PLASTIC, BGA-209
CXK79M72C165GB-5	SONY	获取价格	Standard SRAM, 256KX72, 2.3ns, CMOS, PBGA209, 14 X 22 MM, 1 MM PITCH, PLASTIC, BGA-209
CXL02TG3	TELEDYNE	获取价格	High Stability
CXL04GP1	TELEDYNE	获取价格	High Performance, 1-Axis and 3-Axis Accelerometers
CXL04GP1Z	TELEDYNE	获取价格	High Performance, 1-Axis and 3-Axis Accelerometers

与CXK79M72C161GB-44相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

52
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

CXK79M72C161GB-44

CXK79M72C161GB-44 技术参数

CXK79M72C161GB-44 数据手册

与CXK79M72C161GB-44相关器件

与CXK79M72C161GB-44相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CXK79M72C161GB-44

CXK79M72C161GB-44 技术参数

CXK79M72C161GB-44 数据手册

与CXK79M72C161GB-44相关器件

与CXK79M72C161GB-44相关文章

您还可以找

您在本页遇到什么问题？