5秒后页面跳转
CXD8302Q PDF预览

CXD8302Q

更新时间: 2024-01-15 03:58:54
品牌 Logo 应用领域
索尼 - SONY 逻辑集成电路
页数 文件大小 规格书
10页 185K
描述
PLL for CCD Cameras

CXD8302Q 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:QFP,
针数:44Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N系列:CXD8
JESD-30 代码:S-PQFP-G44JESD-609代码:e0
长度:10 mm逻辑集成电路类型:LOGIC CIRCUIT
功能数量:1端子数量:44
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:SQUARE封装形式:FLATPACK
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10 mm
Base Number Matches:1

CXD8302Q 数据手册

 浏览型号CXD8302Q的Datasheet PDF文件第2页浏览型号CXD8302Q的Datasheet PDF文件第3页浏览型号CXD8302Q的Datasheet PDF文件第4页浏览型号CXD8302Q的Datasheet PDF文件第5页浏览型号CXD8302Q的Datasheet PDF文件第6页浏览型号CXD8302Q的Datasheet PDF文件第7页 
CXD8302Q  
PLL for CCD Cameras  
For the availability of this product, please contact the sales office.  
Description  
44 pin QFP (Plastic)  
The CXD8302Q has the functions needs to  
configure a PLL circuit with a timing generator and  
external sync signals for a CCD of 480K pixels (EIA,  
effective pixels) and 570K pixels (CCIR, effective  
pixels).  
Features  
EIA and CCIR compatible  
Compatible with component digital and composite  
digital recording format  
Applications  
CCD cameras  
Both SYNC and VD/HD signals can be used for  
external sync signals  
Structure  
Absolute Maximum Ratings  
Silicon gate CMOS IC  
Supply voltage  
Input voltage  
VDD  
VSS – 0.3 to +7  
V
VI VSS – 0.3 to VDD+0.3 V  
Storage temperature Tstg  
–40 to +125  
°C  
Recommended Operating Conditions  
Supply voltage  
VDD  
4.5 to 5.5  
0 to 70  
V
°C  
Operating temperature Topr  
Block Diagram  
fH  
fV  
Separation  
of fH and fV  
EXTSYNC  
15  
19  
EXTfH  
14  
13  
EXTHD  
EXTVD  
65 Clocks  
Delay  
V reset  
V latch  
Frequency Division  
EIA : 1/572  
(1/568)  
H timing  
CCIR: 1/576  
(1/567)  
MODE1  
MODE2  
26  
31  
INTfH  
HD  
20  
41  
42  
43  
44  
2fH  
VD  
SYNC  
BLK  
Frequency Division  
EIA : 1/525  
V timing  
EIA/CCIR  
CLKI  
32  
38  
CCIR: 1/625  
37  
CLKO  
8
2
3
4
7
8
9
10 11  
INTfH phase setting  
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by  
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the  
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.  
– 1 –  
E94320A52-PP  

与CXD8302Q相关器件

型号 品牌 获取价格 描述 数据表
CXD9450 ETC

获取价格

Single-Chip FaxEngine Product Family
CXD9450-13 ETC

获取价格

Single-Chip FaxEngine Product Family
CXD9450-14 ETC

获取价格

Single-Chip FaxEngine Product Family
CXD9450-15 ETC

获取价格

Single-Chip FaxEngine Product Family
CXD9450-23 ETC

获取价格

Single-Chip FaxEngine Product Family
CXD9450-24 ETC

获取价格

Single-Chip FaxEngine Product Family
CXD9450-25 ETC

获取价格

Single-Chip FaxEngine Product Family
CXDL2.5/O ALTECH

获取价格

Modular Terminal Block,
CXDM1002N CENTRAL

获取价格

SURFACE MOUNT SILICON N-CHANNEL ENHANCEMENT-MODE MOSFET
CXDM3069N CENTRAL

获取价格

SURFACE MOUNT N-CHANNEL ENHANCEMENT-MODE SILICON MOSFET