5秒后页面跳转
CXD3048R PDF预览

CXD3048R

更新时间: 2024-01-04 08:08:47
品牌 Logo 应用领域
索尼 - SONY 内存控制器数字信号处理器
页数 文件大小 规格书
205页 1481K
描述
CD Digital Signal Processor with Built-in Digital Servo + Shock-proof Memory Controller + Digital High & Bass Boost

CXD3048R 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP, QFP120,.7SQ,20针数:120
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:S-PQFP-G120JESD-609代码:e6
长度:16 mm功能数量:1
端子数量:120最高工作温度:75 °C
最低工作温度:-20 °C封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP120,.7SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:1.8,2.5 V
认证状态:Not Qualified座面最大高度:1.7 mm
子类别:Other Consumer ICs最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):1.7 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Bismuth (Sn/Bi)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:10宽度:16 mm

CXD3048R 数据手册

 浏览型号CXD3048R的Datasheet PDF文件第2页浏览型号CXD3048R的Datasheet PDF文件第3页浏览型号CXD3048R的Datasheet PDF文件第4页浏览型号CXD3048R的Datasheet PDF文件第5页浏览型号CXD3048R的Datasheet PDF文件第6页浏览型号CXD3048R的Datasheet PDF文件第7页 
CXD3048R  
CD Digital Signal Processor with Built-in Digital Servo +  
Shock-proof Memory Controller + Digital High & Bass Boost  
Description  
The CXD3048R is a digital signal processor LSI for CD  
players. This LSI incorporates a digital servo, high & bass  
boost, shock-proof memory controller, 1-bit DAC and  
analog low-pass filter.  
120 pin LQFP (Plastic)  
Features  
All digital signal processing during playback is  
performed with a single chip  
Highly integrated mounting possible due to a built-in RAM  
Digital Signal Processor (DSP) Block  
Supports CAV (Constant Angular Velocity) playback  
Frame jitter free  
0.5× to 4× speed continuous playback possible  
Allows relative rotational velocity readout  
Wide capture range playback mode  
Spindle rotational velocity following method  
Supports 1× to 4× speed playback  
Supports variable pitch playback  
The bit clock, which strobes the EFM signal, is  
generated by the digital PLL.  
Digital Filter, DAC and Analog Low-pass Filter Blocks  
Digital dynamic bass boost and high boost  
Bass Boost: 4th-order IIR 24dB/Oct  
+10dB/+14dB/+18dB/+22dB  
High Boost: Second-order IIR 12dB/Oct  
+4dB/+6dB/+8dB/+10dB  
Independent turnover frequency selection possible  
Bass Boost: 125Hz/160Hz/200Hz  
EFM data demodulation  
Enhanced EFM frame sync signal protection  
Refined super strategy-based powerful error correction  
C1: double correction, C2: quadruple correction  
Supported during 4× speed playback  
Noise reduction during track jumps  
Auto zero-cross mute  
Subcode demodulation and subcode-Q data error  
detection  
Digital spindle servo  
High Boost: 5kHz/7kHz  
Digital dynamics (compressor)  
Volume increased by +5dB at low level  
8× oversampling digital filter  
(attenuation: 61dB, ripple within band: ±0.0075dB)  
Digital signal output possible after boost  
Serial data format selectable from (output) 20 bits/  
18 bits/16 bits (rearward truncation, MSB first)  
Digital attenuation: – , –60 to +6dB, 2048 steps (linear)  
Soft mute  
16-bit traverse counter  
Asymmetry correction circuit  
CPU interface on serial bus  
Digital de-emphasis  
High-cut filter  
Error correction monitor signal, etc. output from a new  
CPU interface  
Servo auto sequencer  
Applications  
CD players  
Fine search performs track jumps with high accuracy  
Digital audio interface outputs  
Digital level meter, peak meter  
Structure  
Silicon gate CMOS IC  
Bilingual compatible  
VCO control mode  
CD TEXT data demodulation  
Digital Out can be generated from the audio serial  
input. (also supported after shock-proof and digital  
bass boost processing, subcode-Q addition function)  
Absolute Maximum Ratings  
Supply voltage VDD, AVDD  
Input voltage VI  
Output voltage VO  
Storage temperature Tstg  
Supply voltage difference  
AVSS – VSS  
Vss – 0.5 to +3.5  
Vss – 0.3 to VDD + 0.3  
Vss – 0.3 to VDD + 0.3  
–55 to +150  
V
V
V
°C  
–0.3 to +0.3  
V
Digital Servo (DSSP) Block  
AVDD – VDD  
AVDD – VDD  
–0.3 to +0.3V (AVDD < 1.7V)  
–0.3 to +1.0V (AVDD = 1.7 to 2.7V)  
Microcomputer software-based flexible servo control  
Offset cancel function for servo error signal  
Auto gain control function for servo loop  
E:F balance, focus bias adjustment functions  
Surf jump function supporting micro two-axis  
Tracking filter: 6 stages  
Recommended Operating Conditions  
Supply voltage  
VDD, AVDD0, 3, XVDD  
AVDD1, 2, DVDD  
Operating temperature Topr  
1.7 to 2.7  
VDD to 2.7  
–20 to +75  
V
V
°C  
Focus filter: 5 stages  
Shock-proof Memory Controller Block  
Supports an external 4M-bit/16M-bit DRAM  
Time axis-based data linking  
ADPCM compression method (uncompressed/4 bits/  
6 bits/8 bits)  
I/O Pin Capacitance  
Input capacitance  
Output capacitance  
CI  
CO  
7 (max.)  
7 (max.)  
VDD = VI = 0V  
fM = 1MHz  
pF  
pF  
Note) Measurement conditions  
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by  
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the  
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.  
– 1 –  
E02653A37  

与CXD3048R相关器件

型号 品牌 描述 获取价格 数据表
CXD305-101R ETC C-MOS SIGNAL PROCESSOR

获取价格

CXD3057R SONY CD Digital Signal Processor with Built - in RF Amplifier and Digital Servo, Digital High -

获取价格

CXD3059AR SONY CD Digital Signal Processor with Built-in RF Amplifier and Digital Servo + Digital High &

获取价格

CXD3068Q SONY CD Digital Signal Processor with Built-in Digital Servo

获取价格

CXD3141 ETC ccd-cmosIC资料

获取价格

CXD3142R SONY Signal Processor LSI for Single-Chip CCD Color Camera

获取价格