5秒后页面跳转
CX20536 PDF预览

CX20536

更新时间: 2024-09-15 21:55:35
品牌 Logo 应用领域
其他 - ETC 全球定位系统
页数 文件大小 规格书
2页 48K
描述
CX20536: CDMA and GPS Baseband Analog Processor

CX20536 数据手册

 浏览型号CX20536的Datasheet PDF文件第2页 
PRODUCT SUMMARY  
CX20536: CDMA and GPS Baseband Analog Processor  
analog and digital signals for CDMA and GPS operation. For a  
given operation, the CX20536 accepts analog In-phase (I) and  
Quadrature (Q) signals, performs channel selection low-pass  
filtering, and converts the analog baseband signals into digital  
Applications  
Dual-band, dual-mode mobile phones (including E911  
capabilities)  
GPS receivers  
signals. For clock generation, the CX20536 includes internal  
digital and Phase Locked Loop (PLL) clock synthesis for 19.2,  
19.68, and 19.8 MHz system clocks. It also provides the  
capability to accept the CHIPx8 clock from the Mobile Station  
Modem (MSM) or equivalent baseband device. The CX20536 also  
integrates a VHF PLL synthesizer to synthesize a receive  
Intermediate Frequency (IF) Local Oscillator (LO).  
Features  
Single supply voltage 2.7 to 3.3 V  
Operational temperature –30 °C to +85 °C  
Low power consumption in all operating modes including sleep  
operation  
The CX20536 operates within a power supply voltage range of 2.7  
V to 3.3 V. Power control logic maintains a minimum power  
consumption. Electrical performance parameters are designed to  
operate over the –30 °C to +85 °C range. The device is available  
in a 32-pin, 5 x 5 x 1 mm RF Land Grid Array (RFLGA) package.  
The device package and pinout are shown in Figure 1. A system  
block diagram of the CX20536 is shown in Figure 2.  
Single mode for CDMA phones, but also with GPS position  
location capability  
Receive signal path includes:  
Separate CDMA, GPS filters, and ADCs  
DC offset correction  
Receive VHF PLL synthesizer:  
Programmable charge pump current  
Lock detector output  
Operate in conjunction with CDMA/GPS mode receive  
functions  
32  
31  
30  
29  
28  
27  
26  
System clock generation:  
1
2
25  
24  
QOFFSET  
RXQ–  
RXQD2  
RXQD3  
RXQD4  
RXID1  
19.2, 19.68, and 19.8 MHz system clock support  
CHIPx8 accepts external CHIPx8 clock (9.8304 MHz or  
8.184 MHz)  
3
4
23  
22  
RXQ+  
RXI+  
Mode control logic for receive/GPS and sleep modes  
5
6
21  
20  
RXI–  
RXID2  
RXID3  
Functionality similar to the CX20489 and CX20529, with GPS  
processing capability  
AVDD_SYN  
7
8
9
19  
18  
17  
RFLGA™ (32-pin, 5 x 5 x 1 mm) package  
AVSS_SYN  
RXPDOUT  
RXPLL_IN  
RXID4  
SLEEP  
SYN_ENA  
Description  
10  
11  
12  
13  
14  
15  
16  
The CX20536 is a receive-only Code Division Multiple Access  
(CDMA) and Global Positioning System (GPS) Baseband Analog  
Processor (BAP) for dual-mode CDMA and GPS-capable portable  
phones. The device is designed to interface between the receive  
section and the digital processing circuitry of the telephone.  
C1387  
Figure 1. CX20536 Pinout – 32-Pin RFLGA  
(Top View)  
The CX20536 includes all of the circuitry needed to support  
receive baseband signal processing and conversions between  
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com  
103089B • Skyworks Proprietary and Confidential information • Products and Product Information are Subject to Change Without Notice • January 14, 2005  
1

与CX20536相关器件

型号 品牌 获取价格 描述 数据表
CX2054 PULSE

获取价格

BROADBAND: RF & WIRELESS
CX20562 CONEXANT

获取价格

Auxiliary line in input with jack sense
CX2059 PULSE

获取价格

BROADBAND: RF & WIRELESS
CX2060 PULSE

获取价格

BROADBAND: RF & WIRELESS
CX2062 PULSE

获取价格

BROADBAND: RF & WIRELESS
CX20632 CONEXANT

获取价格

Multiple input/output retaskable ports
CX2064 PULSE

获取价格

BROADBAND: RF & WIRELESS
CX2065 PULSE

获取价格

BROADBAND: RF & WIRELESS
CX20662 CONEXANT

获取价格

Line echo suppression
CX20665 CONEXANT

获取价格

Sampling rates include 16-bit, 44.1