5秒后页面跳转
CV183-2APAG PDF预览

CV183-2APAG

更新时间: 2024-02-27 04:14:29
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
22页 167K
描述
Processor Specific Clock Generator, 96MHz, PDSO64, 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-64

CV183-2APAG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP64,.32,20针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.8
JESD-30 代码:R-PDSO-G64JESD-609代码:e3
长度:17 mm湿度敏感等级:1
端子数量:64最高工作温度:70 °C
最低工作温度:最大输出时钟频率:96 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP64,.32,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V主时钟/晶体标称频率:14.31818 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Clock Generators最大压摆率:140 mA
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:6.1 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

CV183-2APAG 数据手册

 浏览型号CV183-2APAG的Datasheet PDF文件第2页浏览型号CV183-2APAG的Datasheet PDF文件第3页浏览型号CV183-2APAG的Datasheet PDF文件第4页浏览型号CV183-2APAG的Datasheet PDF文件第5页浏览型号CV183-2APAG的Datasheet PDF文件第6页浏览型号CV183-2APAG的Datasheet PDF文件第7页 
IDTCV183-2A  
PROGRAMMABLE FLEXPC CLOCK  
FEATURES:  
KEY FEATURES  
• Compliant with Intel CK505 Gen II spec  
• One high precision PLL for CPU, SSC and N programming  
• One high precision PLL for SRC, SSC and N programming  
• One high precision PLL for SATA/PCI, and SSC  
• One high precision PLL for 96MHz/48MHz  
• Push-pull IOs for differential outputs  
• Internal serial resistor can be enabled by SMBus control  
register B19b7 to save the board space and material cost  
• Direct CPU and SRC clock frequency programming—write the  
Hex number into Byte [16:18], 1 MHz stepping.  
• Linear and smooth transition for the CPU and SRC frequency  
programming.  
• Support spread spectrum modulation, –0.5 down spread and • Four Power On hardware modes – see page 6, CFG configu-  
others  
ration table 2.  
• Support SMBus block read/write, byte read/write  
• Available in TSSOP package  
• When CFG[1:0] = 11, SATA clock power on default is from SRC  
PLL.  
OUTPUTS:  
KEY SPECIFICATIONS:  
• CPU/SRC CLK cycle to cycle jitter < 85ps  
• PCI CLK cycle to cycle jitter < 500ps  
• All SRC, SRC[0:11] phase noise < 3.10s RMS, PCIE Gen II  
• SRC3, 4, 6, 7, designated PCIE Gen II outputs, nominal  
interpair skew = 0 ps  
• 2*0.7V differential CPU CLK pair  
• 10*0.7V differential SRC CLK pair  
• One CPU_ITP/SRC differential clock pair  
• One SRC0/DOT96 differential clock pair  
• 6*PCI, 33.3MHz  
• 1*48MHz  
• 1*REF  
• 1*SATA  
IDTCV183-2A is not recommended for new designs.  
LTB for the -2A product is 10/28/2014. Refer to  
PDN CQ-13-02. Replacement part is 9LRS3165.  
FUNCTIONALBLOCKDIAGRAM  
REF  
PLL1  
SSC  
N Programmable  
XTAL_IN  
XTAL  
CPU[1:0]  
CPU  
Output Buffer  
Stop Logic  
Osc Amp  
XTAL_OUT  
CPU_ITP/SRC8  
SDATA  
SM Bus  
PLL3  
SSC  
SRC1/SE  
Controller  
PCI/SATA  
SRC CLK  
SCLK  
PCI[4:0], PCIF5  
Output Buffer  
Stop Logic  
SATA/SRC2  
PLL4  
SSC  
N Programmable  
SRC CLK  
Output Buffer  
Stop Logic  
SRC[7:3], [11:9]  
CKPWRGD/PD#  
CPU_STOP#  
PCI_STOP#  
Control  
48MHz  
Logic  
Fixed PLL  
PLL2  
SRC5_EN, TME  
48MHz/96MHz  
Output BUffer  
ITP_EN  
DOT96/SRC0  
CR_[H:A]#  
FSC,B,A  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL TEMPERATURE RANGE  
JANUARY, 2014  
1
© 2014 Integrated Device Technology, Inc.  
DSC 7030/4  

与CV183-2APAG相关器件

型号 品牌 获取价格 描述 数据表
CV183-2APAG8 IDT

获取价格

Processor Specific Clock Generator, 96MHz, PDSO64, 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT,
CV1SMAFF01 JAE

获取价格

RF Connector Adapter, CV1-SMA, Female-Female
CV2 PREMO

获取价格

SMPS High Isolation (2500V min) Current Transformer
CV200CH8T IXYS

获取价格

RESISTOR, VOLTAGE DEPENDENT, 175V, 11J, SURFACE MOUNT
CV20-100-JBQ RCD

获取价格

General Purpose Inductor, 10uH, 5%, 1 Element,
CV201210 BOURNS

获取价格

Series - Ferrite Multi-Layer Chip Inductors
CV201210_11 BOURNS

获取价格

Ferrite Multi-Layer Chip Inductors
CV201210-100K BOURNS

获取价格

Ferrite Multi-Layer Chip Inductors
CV201210-120K BOURNS

获取价格

Ferrite Multi-Layer Chip Inductors
CV201210-150K BOURNS

获取价格

Ferrite Multi-Layer Chip Inductors