CS61584A
CS61584A
Dual T1/E1 Line Interface
Dual T1/E1 Line Interface
– AT&T Publication 62411
– ETSI ETS 300 011, 300 233, CTR 12, TBR 13
l TR-NET-00499
Features
l Dual T1/E1 Line Interface
l 3.3 Volt and 5 Volt Versions
l Crystal-less Jitter Attenuator Meets
European CTR 12 and ETSI ETS 300 011
Specifications
l Matched Impedance Transmit Drivers
l Transmitter Tri-state Capability
l Common Transmit and
Description
The CS61584A is a dual line interface for T1/E1 appli-
cations, designed for high-volume cards where low
power and high density are required. The device is op-
timized for flexible microprocessor control through a
serial or parallel Host mode interface. Hardware mode
operation is also available.
ReceiveTransformers for all Modes
Matched impedance drivers reduce power consumption
and provide substantial transmitter return loss. The
transmitter pulse shapes are customizable to allow non-
standard line loads. Crystalless jitter attenuation com-
plies with most stringent standards. Support of JTAG
boundary scan enhances system testability and
reliability.
l Serial and Parallel Host Mode Operation
l User-customizable Pulse Shapes
l Supports JTAG Boundary Scan
l Compliant with:
– ITU-T Recommendations: G.703, G.704,
G.706, G.732, G.775 and I.431
ORDERING INFORMATION
– American National Standards (ANSI): T1.102,
T1.105, T1.403, T1.408, and T1.231
See page 53.
CS61584A-IQ3:3.3V, 64-pin TQFP, -40 to +85° C
CS61584A-IL5:5.0V, 68-pin PLCC, -40 to +85° C
CS61584A-IQ5:5.0V, 64-pin TQFP, -40 to +85° C
– FCC Rules and Regulations: Part 68 and Part
15
Serial Port
Parallel Port IPOL (DTACK) P/S
CS
CS
INT
INT
SCLK
RD(DS)
SDO
AD0
SDI
AD1
SPOL
AD2
P/S
IPOL
AD3
AD4
AD5
AD6
AD7 ALE(AS) WR(R/W) BTS
Hardware Mode
CLKE ATTEN0 ATTEN1 RLOOP1 RLOOP2 LLOOP TAOS1 TAOS2 CON01 CON02 CON11 CON12 CON21 CON22 CON31 CON32
CONTROL
E
N
C
O
D
E
R
R
E
M
O
T
L
O
C
A
L
L
O
C
A
L
TTIP1
TCLK1
(TDATA1) TPOS1
(AIS1) TNEG1
RCLK1
PULSE
SHAPING
CIRCUITRY
TAOS
DRIVER
TRING1
E
L
O
O
P
B
A
C
K
1
L
O
O
P
B
A
C
K
2
JITTER
ATTENUATOR
L
O
O
P
B
A
C
K
D
E
C
O
D
E
R
RTIP1
LOS &
AIS
DETECT
CLOCK &
DATA
RECOVERY
(RDATA1) RPOS1
(BPV1) RNEG1
RECEIVER
RRING1
E
N
C
O
D
E
R
R
E
M
O
T
L
O
C
A
L
L
O
C
A
L
TTIP2
TCLK2
(TDATA2) TPOS2
(AIS2) TNEG2
PULSE
SHAPING
CIRCUITRY
TAOS
DRIVER
TRING2
E
L
O
O
P
B
A
C
K
1
L
O
O
P
B
A
C
K
2
JITTER
ATTENUATOR
L
O
O
P
B
A
C
K
D
E
C
O
D
E
R
RCLK2
(RDATA2) RPOS2
(BPV2) RNEG2
RTIP2
LOS &
AIS
DETECT
CLOCK &
DATA
RECOVERY
RECEIVER
RRING2
RESET
MODE
CONTROL
JTAG
CLOCK GENERATOR
2
2
2
2
3
4
REFCLK XTALOUT 1XCLK
TV+ TGND RV+ RGND DV+ DGND AV+ AGND BGREF PD1 PD2 LOS1 LOS2
SAD4 SAD5 SAD6 SAD7
Hardware Mode
Parallel Port
Serial Port
ZTX1 ZTX2 LOS1 LOS2
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
Preliminary Product Information
JAN ‘01
Copyright Cirrus Logic, Inc. 2000
Copyright Cirrus Logic, Inc. 2005
SEP ‘05
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.cirrus.com
http://www.cirrus.com
DS261PP5
(All Rights Reserved)
(All Rights Reserved)
DS261F1
1