Datasheet > CS2000-OTP_09

CS2000-OTP_09

更新时间： 2024-11-28 06:48:59

品牌	Logo	应用领域
凌云 - CIRRUS		时钟
页数	文件大小	规格书
30页	251K
描述
Fractional-N Clock Synthesizer & Clock Multiplier

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CS2000-OTP_09 数据手册

CS2000-OTP

Fractional-N Clock Synthesizer & Clock Multiplier

Features

General Description

 Delta-Sigma Fractional-N Frequency Synthesis

The CS2000-OTP is an extremely versatile system

clocking device that utilizes a programmable phase lock

loop. The CS2000-OTP is based on a hybrid analog-

digital PLL architecture comprised of a unique combina-

–

Generates a Low Jitter 6 - 75 MHz Clock

from an 8 - 75 MHz Reference Clock

 Clock Multiplier / Jitter Reduction

tion of

Delta-Sigma Fractional-N Frequency

–

Generates a Low Jitter 6 - 75 MHz Clock

from a Jittery 50 Hz to 30 MHz Clock

Source

Synthesizer and a Digital PLL. This architecture allows

for both frequency synthesis/clock generation from a

stable reference clock as well as generation of a low-jit-

ter clock relative to an external noisy synchronization

clock with frequencies as low as 50 Hz. The CS2000-

OTP has many configuration options which are set once

prior to runtime. At runtime there are three hardware

configuration pins available for mode and feature

selection.

 Highly Accurate PLL Multiplication Factor

–

Maximum Error Less Than 1 PPM in High-

Resolution Mode

 One-Time Programmability

–

Configurable Hardware Control Pins

Configurable Auxiliary Output

The CS2000-OTP is available in a 10-pin MSOP pack-

age in Commercial (-10°C to +70°C) grade. Customer

development kits are also available for custom device

prototyping, small production programming, and device

evaluation. Please see “Ordering Information” on

page 29 for complete details.

 Flexible Sourcing of Reference Clock

–

External Oscillator or Clock Source

Supports Inexpensive Local Crystal

 Minimal Board Space Required

–

No External Analog Loop-filter

Components

3.3 V

Timing Reference

Frequency Reference

Hardware Control

Hardware Configuration

Auxiliary

Output

PLL Output

Lock Indicator

Fractional-N

Frequency Synthesizer

8 MHz to 75 MHz

Low-Jitter Timing Reference

6 to 75 MHz

PLL Output

Output to Input

Clock Ratio

50 Hz to 30 MHz

Frequency Reference

Digital PLL & Fractional

N Logic

Output to Input

Clock Ratio

AUG '09

DS758F1

http://www.cirrus.com

12 3 4 5 6 7...30

中文翻译

下载PDF

与CS2000-OTP_09相关器件

型号	品牌	获取价格	描述	数据表
CS2000P-CZZ	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000P-CZZR	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000P-DZZ	CIRRUS	获取价格	Phase Locked Loop, Hybrid, PDSO10, 3 MM, LEAD FREE, MO-187, MSOP-10
CS2000P-DZZR	CIRRUS	获取价格	Phase Locked Loop, Hybrid, PDSO10, 3 MM, LEAD FREE, MO-187, MSOP-10
CS2001	ONSEMI	获取价格	1.2 A Switching Regulator, and 5.0 V, 100 mA Linear Regulator with RESET
CS2001/D	ETC	获取价格	1.2A Switching Regulator， and 5.0 V 100mA Lin
CS-2001D16	CHERRY	获取价格	Switching Regulator, 1.4A, 150kHz Switching Freq-Max, PDSO16, SOIC-16
CS2001EDWF20	CHERRY	获取价格	Switched Capacitor Regulator, 2.4A, 165kHz Switching Freq-Max, PDSO20, SO-20
CS2001YDWF20	ONSEMI	获取价格	1.2 A Switching Regulator, and 5.0 V, 100 mA Linear Regulator with RESET
CS2001YDWFR20	ONSEMI	获取价格	1.2 A Switching Regulator, and 5.0 V, 100 mA Linear Regulator with RESET

与CS2000-OTP_09相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

48
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

38
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

66
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

62

产品中心

服务支持

精选活动

关于我们

帮助中心

CS2000-OTP_09

CS2000-OTP_09 数据手册

与CS2000-OTP_09相关器件

与CS2000-OTP_09相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CS2000-OTP_09

CS2000-OTP_09 数据手册

与CS2000-OTP_09相关器件

与CS2000-OTP_09相关文章

您还可以找

您在本页遇到什么问题？