Datasheet > 信号电路 > 锁相环或频率合成电路> CS2000-CP

CS2000-CP

更新时间： 2024-10-15 06:48:59

品牌	Logo	应用领域
凌云 - CIRRUS		时钟
页数	文件大小	规格书
36页	425K
描述
Fractional-N Clock Synthesizer & Clock Multiplier

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CS2000-CP 数据手册

CS2000-CP

Fractional-N Clock Synthesizer & Clock Multiplier

Features

General Description

Delta-Sigma Fractional-N Frequency Synthesis

The CS2000-CP is an extremely versatile system

clocking device that utilizes a programmable phase

lock loop. The CS2000-CP is based on a hybrid ana-

log-digital PLL architecture comprised of a unique

combination of a Delta-Sigma Fractional-N Frequency

Synthesizer and a Digital PLL. This architecture allows

for both frequency synthesis/clock generation from a

stable reference clock as well as generation of a low-

jitter clock relative to an external noisy synchronization

clock. The design is also unique in that it can generate

low-jitter clocks relative to noisy external synchroniza-

tion clocks at frequencies as low as 50 Hz. The

CS2000-CP supports both I²C and SPI for full software

control.

–

Generates a Low Jitter 6 - 75 MHz Clock

from an 8 - 75 MHz Reference Clock

Clock Multiplier / Jitter Reduction

–

Generates a Low Jitter 6 - 75 MHz Clock

from a Jittery or Intermittent 50 Hz to

30 MHz Clock Source

Highly Accurate PLL Multiplication Factor

–

Maximum Error Less Than 1 PPM in High-

Resolution Mode

I²C^®/ SPI™ Control Port

Configurable Auxiliary Output

Flexible Sourcing of Reference Clock

–

External Oscillator or Clock Source

Supports Inexpensive Local Crystal

The CS2000-CP is available in a 10-pin MSOP pack-

age in Commercial (-10°C to +70°C) grade. Customer

development kits are also available for device evalua-

tion. Please see “Ordering Information” on page 35 for

complete details.

Minimal Board Space Required

–

No External Analog Loop-filter

Components

3.3 V

Timing Reference

Frequency Reference

PLL Output

I²C/SPI

Software Control

I²C / SPI

Auxiliary

Output

Lock Indicator

8 MHz to 75 MHz

Low-Jitter Timing

Reference

Fractional-N

Frequency Synthesizer

6 to 75 MHz

PLL Output

Output to Input

Clock Ratio

50 Hz to 30 MHz

Frequency

Digital PLL & Fractional

N Logic

Reference

Output to Input

Clock Ratio

This document contains information for a new product.

Cirrus Logic reserves the right to modify this product without notice.

Preliminary Product Information

JUN '08

DS761PP1

http://www.cirrus.com

12 3 4 5 6 7...36

中文翻译

下载PDF

与CS2000-CP相关器件

型号	品牌	获取价格	描述	数据表
CS2000-CP_09	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP_15	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP-CZZ	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000CP-CZZ	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP-CZZR	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000CP-CZZR	CIRRUS	获取价格	Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP-DZZ	CIRRUS	获取价格	PHASE LOCKED LOOP, 75MHz, PDSO10, 3 MM, LEAD FREE, MO-187, MSOP-10
CS2000CP-DZZ	CIRRUS	获取价格	Phase Locked Loop, Hybrid, PDSO10, 3 MM, LEAD FREE, MO-187, MSOP-10
CS2000-CP-DZZR	CIRRUS	获取价格	PHASE LOCKED LOOP, 75MHz, PDSO10, 3 MM, LEAD FREE, MO-187, MSOP-10
CS2000CP-DZZR	CIRRUS	获取价格	Phase Locked Loop, Hybrid, PDSO10, 3 MM, LEAD FREE, MO-187, MSOP-10

与CS2000-CP相关文章

纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

5
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

11
联发科推出全球首款3纳米汽车芯片CT-X1，挑战高通SA8295
2024-10-15

20
国家大基金减持三家半导体企业，市场反应各异
2024-10-15

17

产品中心

服务支持

精选活动

关于我们

帮助中心

CS2000-CP

CS2000-CP 数据手册

与CS2000-CP相关器件

与CS2000-CP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CS2000-CP

CS2000-CP 数据手册

与CS2000-CP相关器件

与CS2000-CP相关文章

您还可以找

您在本页遇到什么问题？