5秒后页面跳转
CP709_06 PDF预览

CP709_06

更新时间: 2022-10-22 10:52:42
品牌 Logo 应用领域
CENTRAL 晶体晶体管
页数 文件大小 规格书
2页 650K
描述
Power Transistor PNP - Low Saturation Transistor Chip

CP709_06 数据手册

 浏览型号CP709_06的Datasheet PDF文件第2页 
PROCESS CP709  
Power Transistor  
PNP - Low Saturation Transistor Chip  
PROCESS DETAILS  
Process  
EPITAXIAL PLANAR  
Die Size  
41.3 x 41.3 MILS  
9.0 MILS  
Die Thickness  
Base Bonding Pad Area  
Emitter Bonding Pad Area  
Top Side Metalization  
Back Side Metalization  
9.5 x 9.2 MILS  
12.8 x 10.2 MILS  
Al - 30,000Å  
Au - 18,000Å  
GEOMETRY  
GROSS DIE PER 4 INCH WAFER  
6,670  
PRINCIPAL DEVICE TYPES  
CMPT7090L  
CXT7090L  
CZT7090L  
CMXT7090L  
145 Adams Avenue  
Hauppauge, NY 11788 USA  
Tel: (631) 435-1110  
Fax: (631) 435-1824  
www.centralsemi.com  
R3 (23- August 2006)