5秒后页面跳转
CLVC1G126IDCKREP PDF预览

CLVC1G126IDCKREP

更新时间: 2024-09-15 12:22:03
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
12页 402K
描述
SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

CLVC1G126IDCKREP 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SC-70, 5 PIN针数:5
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:0.86Is Samacsys:N
控制类型:ENABLE HIGH计数方向:UNIDIRECTIONAL
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G5
JESD-609代码:e4长度:2 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.032 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.01 mAProp。Delay @ Nom-Sup:4.5 ns
传播延迟(tpd):8 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:1.25 mmBase Number Matches:1

CLVC1G126IDCKREP 数据手册

 浏览型号CLVC1G126IDCKREP的Datasheet PDF文件第2页浏览型号CLVC1G126IDCKREP的Datasheet PDF文件第3页浏览型号CLVC1G126IDCKREP的Datasheet PDF文件第4页浏览型号CLVC1G126IDCKREP的Datasheet PDF文件第5页浏览型号CLVC1G126IDCKREP的Datasheet PDF文件第6页浏览型号CLVC1G126IDCKREP的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅꢆꢇ ꢈ ꢇꢉ ꢊꢋ ꢌꢍ  
ꢀꢎ ꢁꢈ ꢄ ꢌ ꢏꢐꢀ ꢏꢐꢑ ꢑ ꢌ ꢒ ꢈ ꢓꢔꢌ  
ꢕ ꢎꢔ ꢖ ꢗ ꢋꢀꢔꢓꢔ ꢌ ꢘ ꢐꢔ ꢍꢐ ꢔ  
SCES527A − DECEMBER 2003 − REVISED MAY 2004  
D
D
Controlled Baseline  
− One Assembly/Test Site, One Fabrication  
Site  
D
D
D
D
D
Low Power Consumption, 10-µA Max I  
24-mA Output Drive at 3.3 V  
CC  
I
Supports Partial-Power-Down Mode  
off  
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
Operation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
D
D
D
D
Enhanced Product-Change Notification  
Qualification Pedigree  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Supports 5-V V  
Operation  
CC  
Inputs Accept Voltages to 5.5 V  
− 1000-V Charged-Device Model (C101)  
Max t of 3.7 ns at 3.3 V  
pd  
Component qualification in accordance with JEDEC and industry  
standards to ensure reliable operation over an extended  
temperature range. This includes, but is not limited to, Highly  
Accelerated Stress Test (HAST) or biased 85/85, temperature  
cycle, autoclave or unbiased HAST, electromigration, bond  
intermetallic life, and mold compound life. Such qualification  
testing should not be viewed as justifying use of this component  
beyond specified performance and environmental limits.  
DCK PACKAGE  
(TOP VIEW)  
1
2
3
5
4
OE  
A
GND  
V
Y
CC  
description/ordering information  
This single bus buffer gate is designed for 1.65-V to 5.5-V V  
operation.  
CC  
The SN74LVC1G126 is a single line driver with a 3-state output. The output is disabled when the output-enable  
(OE) input is low.  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the  
driver.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
A
PACKAGE  
§
−40°C to 85°C  
SOT (SC-70) − DCK Reel of 3000  
CLVC1G126IDCKREP  
CN_  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
DCK: The actual top-side marking has one additional character that designates the assembly/test site.  
§
FUNCTION TABLE  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢔꢥ  
Copyright 2004, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CLVC1G126IDCKREP 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC1G126DCKT TI

完全替代

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74LVC1G126DBVT TI

完全替代

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74LVC1G126DCKRG4 TI

类似代替

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

与CLVC1G126IDCKREP相关器件

型号 品牌 获取价格 描述 数据表
CLVC1G175MDBVREP TI

获取价格

LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO6, SOT-23, 6 PIN
CLVC1G175MDCKREP TI

获取价格

SINGLE D-TYPE FLIP-FLOP WITH ASYNCHRONOUS CLEAR
CLVC1G175MDCKREPG4 TI

获取价格

SINGLE D-TYPE FLIP-FLOP WITH ASYNCHRONOUS CLEAR
CLVC1G175MYEPREP TI

获取价格

LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, BGA6, DSBGA-6
CLVC1G175MYZPREP TI

获取价格

LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, BGA6, LEAD FREE, DSBGA
CLVC1G17MDCKREPG4 TI

获取价格

SINGLE SCHMITT-TRIGGER BUFFER
CLVC1G3208IDCKRQ1 TI

获取价格

SINGLE 3-INPUT POSITIVE OR-AND GATE
CLVC1G32MDCKREPG4 TI

获取价格

SINGLE 2-INPUT POSITIVE-OR GATE
CLVC1G374QDBVRQ1 TI

获取价格

SINFLE D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
CLVC1G374QDCKRQ1 TI

获取价格

SINFLE D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT