CLC5633

更新时间： 2024-11-25 22:50:31

品牌	Logo	应用领域
美国国家半导体 - NSC		/
页数	文件大小	规格书
17页	274K
描述
Triple, High Output, Programmable Gain Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CLC5633 数据手册

December 2000

CLC5633

Triple, High Output, Programmable Gain Buffer

n 3.0mA/ch supply current

n 130MHz bandwidth (A_v=+2)

The CLC5633 is a triple, low cost, high speed (130MHz)

n −92/−96dBc HD2/HD3 (1MHz)

General Description

buffer which features user programmable gains of +2, +1,

and −1V/V. The CLC5633 also has a new output stage that

delivers high output drive current (130mA/ch) from a single

n 20ns settling to 0.05%

n 410V/µs slew rate

n Stable for capacitive loads up to 1000pf

5V supply. Its current feedback architecture, fabricated in an

advanced complementary bipolar process, maintains consis-

tent performance over a wide range of gains and signal

levels, and has a linear phase response up to one half of the

−3dB frequency.

n Single 5V to 5V supplies

Applications

n Video line driver

The CLC5633 offers 0.1dB gain flatness to 20MHz and

differential gain and phase errors of 0.03% and 0.06˚. These

features area ideal for professional and consumer video

applications.

n Coaxial cable driver

n Twisted pair driver

n Transformer/coil driver

n High capacitive load driver

n Portable/battery powered applications

n A/D driver

The CLC5633 offers superior dynamic performance with a

130MHz small-signal bandwidth, 410V/µs slew rate and

5.0ns rise/fall times (2V_STEP). The combination of low quies-

cent power, high output current drive, and high speed per-

formance make the CLC5633 well suited for many battery

powered personal communication/computing systems.

Maximum Output Voltage vs. R_L

The ability to drive low impedance, highly capacitive loads,

with minimum distortion makes the CLC5633 ideal for cable

applications. The CLC5633 will drive a 100Ω load with only

−73/−92dBc second/third harmonic distortion (A_V= +2,

V_OUT= 2V_PP, f = 1MHz). With a 25Ω load, and the same

conditions, it produces only −75/−75dBc second/third har-

monic distortion. It is also optimized for driving high currents

into single-ended transformers and coils.

When driving the input of high resolution A/D converters, the

CLC5633 provides excellent −92/−96dBc second/third har-

monic distortion (A_V= +2, V_OUT= 2V_PP, f = 1MHz, R_L

1kΩ) and fast settling time.

Features

n 130mA output current

n 0.03%, 0.06˚ differential gain, phase

DS015005-1

Connection Diagram

DS015005-3

Pinout

DIP & SOIC

DS015005

www.national.com

12 3 4 5 6 7...17

中文翻译

下载PDF

与CLC5633相关器件

型号	品牌	获取价格	描述	数据表
CLC5633IM	NSC	获取价格	Triple, High Output, Programmable Gain Buffer
CLC5633IMX	NSC	获取价格	Triple, High Output, Programmable Gain Buffer
CLC5633IN	NSC	获取价格	Triple, High Output, Programmable Gain Buffer
CLC5644	NSC	获取价格	Low-Power, Low-Cost, Quad Operational Amplifier
CLC5644IM	NSC	获取价格	Low-Power, Low-Cost, Quad Operational Amplifier
CLC5644IMX	NSC	获取价格	Low-Power, Low-Cost, Quad Operational Amplifier
CLC5644IN	NSC	获取价格	Low-Power, Low-Cost, Quad Operational Amplifier
CLC5654	NSC	获取价格	Very High-Speed, Low-Cost, Quad Operational Amplifier
CLC5654IM	NSC	获取价格	Very High-Speed, Low-Cost, Quad Operational Amplifier
CLC5654IMX	NSC	获取价格	Very High-Speed, Low-Cost, Quad Operational Amplifier

与CLC5633相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

CLC5633

CLC5633 数据手册

与CLC5633相关器件

与CLC5633相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CLC5633

CLC5633 数据手册

与CLC5633相关器件

与CLC5633相关文章

您还可以找

您在本页遇到什么问题？