5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 时钟驱动器> CDCVF855PWR
CDCVF855PWR PDF预览

CDCVF855PWR

更新时间： 2024-11-21 11:06:27
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动双倍数据速率光电二极管逻辑集成电路时钟驱动器
页数 文件大小 规格书
14页 242K
描述
2.5V 锁相环路 DDR 时钟驱动器 | PW | 28 | -40 to 85

阅读下载

中文翻译

获取价格

CDCVF855PWR 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SSOP
包装说明：TSSOP, TSSOP28,.25针数：28
Reach Compliance Code：compliantHTS代码：8542.39.00.01
Factory Lead Time：6 weeks风险等级：1.11
系列：855输入调节：DIFFERENTIAL
JESD-30 代码：R-PDSO-G28JESD-609代码：e4
长度：9.7 mm负载电容（CL）：14 pF
逻辑集成电路类型：PLL BASED CLOCK DRIVER最大I（ol）：0.012 A
湿度敏感等级：1功能数量：1
反相输出次数：端子数量：28
实输出次数：4最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP28,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TR
峰值回流温度（摄氏度）：260电源：2.5 V
最大电源电流（ICC）：10 mA传播延迟（tpd）：3.5 ns
认证状态：Not QualifiedSame Edge Skew-Max（tskwd）：0.04 ns
座面最大高度：1.2 mm子类别：Clock Drivers
最大供电电压 (Vsup)：2.7 V最小供电电压 (Vsup)：2.3 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：4.4 mm最小 fmax：220 MHz

CDCVF855PWR 数据手册

 浏览型号CDCVF855PWR的Datasheet PDF文件第2页浏览型号CDCVF855PWR的Datasheet PDF文件第3页浏览型号CDCVF855PWR的Datasheet PDF文件第4页浏览型号CDCVF855PWR的Datasheet PDF文件第5页浏览型号CDCVF855PWR的Datasheet PDF文件第6页浏览型号CDCVF855PWR的Datasheet PDF文件第7页 
CDCVF855  
www.ti.com  
SCAS839A–APRIL 2007–REVISED MAY 2007  
2.5-V PHASE-LOCKED-LOOP CLOCK DRIVER  
FEATURES  
DESCRIPTION  
•
•
•
Spread-Spectrum Clock Compatible  
The CDCVF855 is a high-performance, low-skew,  
low-jitter, zero-delay buffer that distributes  
differential clock input pair (CLK, CLK) to  
a
4
Operating Frequency: 60 MHz to 220 MHz  
Low Jitter (Cycle-Cycle): ±60 ps (±40 ps at 200  
MHz)  
differential pairs of clock outputs (Y[0:3], Y[0:3]) and  
one differential pair of feedback clock outputs  
(FBOUT, FBOUT). The clock outputs are controlled  
by the clock inputs (CLK, CLK), the feedback clocks  
(FBIN, FBIN), and the analog power input (AVDD).  
When PWRDWN is high, the outputs switch in phase  
and frequency with CLK. When PWRDWN is low, all  
outputs are disabled to a high-impedance state  
(3-state) and the PLL is shut down (low-power  
mode). The device also enters this low-power mode  
when the input frequency falls below a suggested  
detection frequency that is below 20 MHz (typical 10  
MHz). An input frequency-detection circuit detects  
the low-frequency condition and, after applying a  
>20-MHz input signal, this detection circuit turns the  
PLL on and enables the outputs.  
•
•
•
•
•
•
•
•
Low Static Phase Offset: ±50 ps  
Low Jitter (Period): ±60 ps (±30 ps at 200 MHz)  
1-to-4 Differential Clock Distribution (SSTL2)  
Best in Class for VOX = VDD/2 ±0.1 V  
Operates From Dual 2.6-V or 2.5-V Supplies  
Available in a 28-Pin TSSOP Package  
Consumes < 100-µA Quiescent Current  
External Feedback Pins (FBIN, FBIN) Are Used  
to Synchronize the Outputs to the Input  
Clocks  
•
•
•
Meets/Exceeds JEDEC Standard (JESD82-1)  
For DDRI-200/266/333 Specification  
When AVDD is strapped low, the PLL is turned off  
and bypassed for test purposes. The CDCVF855 is  
also able to track spread-spectrum clocking for  
reduced EMI.  
Meets/Exceeds Proposed DDRI-400  
Specification (JESD82-1A)  
Enters Low-Power Mode When No CLK Input  
Signal Is Applied or PWRDWN Is Low  
Because the CDCVF855 is based on PLL circuitry, it  
requires a stabilization time to achieve phase-lock of  
the PLL. This stabilization time is required following  
power up. The CDCVF855 is characterized for both  
commercial and industrial temperature ranges.  
APPLICATIONS  
•
•
DDR Memory Modules (DDR400/333/266/200)  
Zero-Delay Fan-Out Buffer  
AVAILABLE OPTIONS  
TA  
TSSOP (PW)  
–40°C to 85°C  
CDCVF855PW  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2007, Texas Instruments Incorporated  
1234567...14

中文翻译

下载PDF

CDCVF855PWR 替代型号

型号 品牌 替代类型 描述 数据表
CDCV855PWR TI

类似代替

 1:4 DDR PLL clock driver 28-TSSOP 0 to 70
CDCV855PW TI

类似代替

 2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCV855IPW TI

类似代替

 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

与CDCVF855PWR相关器件

型号 品牌 获取价格 描述 数据表
CDCVF857 TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857DGG TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857DGGG4 TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857DGGR TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857DGGRG4 TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857GQL TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857GQLR TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857IDGG TI

获取价格

 		PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48, PLASTIC, MO-153,
CDCVF857IRTB TI

获取价格

 		PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40, 6 X 6 MM, 0.5 MM P
CDCVF857RHA TI

获取价格

 		2.5-V PHASE-LOCK LOOP CLOCK DRIVER

与CDCVF855PWR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证