5秒后页面跳转
CDCVF25081PWR PDF预览

CDCVF25081PWR

更新时间: 2024-02-07 08:23:54
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器
页数 文件大小 规格书
16页 596K
描述
3.3-V PHASED-LOCK LOOP CLOCK DRIVER

CDCVF25081PWR 数据手册

 浏览型号CDCVF25081PWR的Datasheet PDF文件第2页浏览型号CDCVF25081PWR的Datasheet PDF文件第3页浏览型号CDCVF25081PWR的Datasheet PDF文件第4页浏览型号CDCVF25081PWR的Datasheet PDF文件第5页浏览型号CDCVF25081PWR的Datasheet PDF文件第6页浏览型号CDCVF25081PWR的Datasheet PDF文件第7页 
CDCVF25081  
3.3-V PHASED-LOCK LOOP CLOCK DRIVER  
SCAS671A – OCTOBER 2001 – REVISED FEBRUARY 2003  
D PACKAGE (SOIC)  
PW PACKAGE (TSSOP)  
(TOP VIEW)  
D
Phase-Locked Loop-Based Zero-Delay  
Buffer  
D
Operating Frequency: 8 MHz to 200 MHz  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CLKIN  
1Y0  
FBIN  
1Y3  
1Y2  
D
Low Jitter (Cycle-Cycle): ±100 ps Over the  
Range 66 MHz to 200 MHz  
1Y1  
D
D
D
Distributes One Clock Input to Two Banks  
of Four Outputs  
V
V
DD  
DD  
GND  
2Y0  
2Y1  
S2  
GND  
2Y3  
2Y2  
S1  
Auto Frequency Detection to Disable  
Device (Power Down Mode)  
Consumes Less Than 20 µA in Power Down  
Mode  
D
Operates From Single 3.3-V Supply  
D
Industrial Temperature Range –40°C to  
85°C  
D
D
D
D
25-On-Chip Series Damping Resistors  
No External RC Network Required  
Spread Spectrum Clock Compatible (SSC)  
Available in 16-Pin TSSOP or 16-Pin SOIC  
Packages  
description  
The CDCVF25081 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a PLL to  
precisely align, in both frequency and phase, the output clocks to the input clock signal. The CDCVF25081  
operates from a nominal supply voltage of 3.3 V. The device also includes integrated series-damping resistors  
in the output drivers that make it ideal for driving point-to-point loads.  
Two banks of four outputs each provide low-skew, low-jitter copies of CLKIN. All outputs operate at the same  
frequency. Output duty cycles are adjusted to 50%, independent of duty cycle at CLKIN. The device  
automatically goes into power-down mode when no input signal is applied to CLKIN and the outputs go into a  
low state. Unlike many products containing PLLs, the CDCVF25081 does not require an external RC network.  
The loop filter for the PLL is included on-chip, minimizing component count, space, and cost.  
Because it is based on a PLL circuitry, the CDCVF25081 requires a stabilization time to achieve phase lock of  
the feedback signal to the reference signal. This stabilization is required following power up and application of  
a fixed-frequency signal at CLKIN and any following changes to the PLL reference.  
The CDCVF25081 is characterized for operation from -40°C to 85°C.  
FUNCTION TABLE  
S2  
0
S1  
0
1Y0–1Y3  
Hi-Z  
2Y0–2Y3  
Hi-Z  
OUTPUT SOURCE  
PLL SHUTDOWN  
N/A.  
Yes  
No  
0
1
Active  
Active  
Active  
Hi-Z  
PLL  
Input clock (PLL bypass)  
1
0
Active  
Active  
Yes  
No  
PLL  
1
1
CLK input frequency < 2 MHz switches the outputs to low level  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2001 – 2003, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CDCVF25081PWR 替代型号

型号 品牌 替代类型 描述 数据表
CDCVF25081PWG4 TI

完全替代

3.3-V PHASED-LOCK LOOP CLOCK DRIVER
CDCVF25081DR TI

完全替代

3.3-V PHASED-LOCK LOOP CLOCK DRIVER
CDCVF25081PW TI

完全替代

3.3-V PHASED-LOCK LOOP CLOCK DRIVER

与CDCVF25081PWR相关器件

型号 品牌 获取价格 描述 数据表
CDCVF25081PWRG4 TI

获取价格

3.3-V PHASED-LOCK LOOP CLOCK DRIVER
CDCVF25084 TI

获取价格

3.3-V 1:8 ZERO DELAY (PLL) x4 CLOCK MULTIPLIER
CDCVF25084PW TI

获取价格

3.3-V 1:8 ZERO DELAY (PLL) x4 CLOCK MULTIPLIER
CDCVF25084PWG4 TI

获取价格

3.3-V 1:8 ZERO DELAY (PLL) x4 CLOCK MULTIPLIER
CDCVF25084PWR TI

获取价格

3.3-V 1:8 ZERO DELAY (PLL) x4 CLOCK MULTIPLIER
CDCVF25084PWRG4 TI

获取价格

3.3-V 1:8 ZERO DELAY (PLL) x4 CLOCK MULTIPLIER
CDCVF2509 TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2509A TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2509APW TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2509APWR TI

获取价格

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE