5秒后页面跳转
捷配首页

Datasheet > CDCU877RTBR
CDCU877RTBR PDF预览

CDCU877RTBR

更新时间： 2024-11-10 02:58:19
品牌 Logo 应用领域
德州仪器 - TI 驱动逻辑集成电路
页数 文件大小 规格书
23页 945K
描述
1.8-V PHASE LOCK LOOP CLOCK DRIVER

阅读下载

中文翻译

获取价格

CDCU877RTBR 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：QFN
包装说明：HVQCCN, LCC40,.24SQ,20针数：40
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.14系列：877
输入调节：DIFFERENTIALJESD-30 代码：S-PQCC-N40
JESD-609代码：e4长度：6 mm
逻辑集成电路类型：PLL BASED CLOCK DRIVER最大I（ol）：0.009 A
湿度敏感等级：3功能数量：1
反相输出次数：端子数量：40
实输出次数：10最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：HVQCCN
封装等效代码：LCC40,.24SQ,20封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE包装方法：TR
峰值回流温度（摄氏度）：260电源：1.8 V
认证状态：Not QualifiedSame Edge Skew-Max（tskwd）：0.035 ns
座面最大高度：0.9 mm子类别：Clock Drivers
最大供电电压 (Vsup)：1.9 V最小供电电压 (Vsup)：1.7 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：6 mm
最小 fmax：340 MHzBase Number Matches：1

CDCU877RTBR 数据手册

 浏览型号CDCU877RTBR的Datasheet PDF文件第2页浏览型号CDCU877RTBR的Datasheet PDF文件第3页浏览型号CDCU877RTBR的Datasheet PDF文件第4页浏览型号CDCU877RTBR的Datasheet PDF文件第5页浏览型号CDCU877RTBR的Datasheet PDF文件第6页浏览型号CDCU877RTBR的Datasheet PDF文件第7页 
CDCU877, CDCU877A  
1.8-V PHASE LOCK LOOP CLOCK DRIVER  
www.ti.com  
SCAS688D–JUNE 2005–REVISED JULY 2007  
FEATURES  
•
•
Low Static Phase Offset: ±50 ps  
•
1.8-V Phase Lock Loop Clock Driver for  
Double Data Rate (DDR II) Applications  
Distributes One Differential Clock Input to Ten  
Differential Outputs  
•
•
•
•
•
•
•
Spread Spectrum Clock Compatible  
Operating Frequency: 10 MHz to 400 MHz  
Low Current Consumption: <135 mA  
Low Jitter (Cycle-Cycle): ±30 ps  
Low Output Skew: 35 ps  
•
•
52-Ball μBGA (MicroStar™ Junior BGA,  
0,65-mm pitch) and 40-Pin MLF  
External Feedback Pins (FBIN, FBIN) are Used  
to Synchronize the Outputs to the Input  
Clocks  
•
•
Meets or Exceeds JESD82-8 PLL Standard for  
PC2-3200/4300  
Low Period Jitter: ±20 ps  
Low Dynamic Phase Offset: ±15 ps  
Fail-Safe Inputs  
DESCRIPTION  
The CDCU877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock  
input pair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock  
outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks  
(FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OE is low, the  
clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in  
frequency. OS (output select) is a program pin that must be tied to GND or VDD. When OS is high, OE functions  
as previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running.  
When AVDD is grounded, the PLL is turned off and bypassed for test purposes.  
When both clock inputs (CK, CK) are logic low, the device enters in a low power mode. An input logic detection  
circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low  
power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being  
logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the  
PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK, CK) within  
the specified stabilization time.  
The CDCU877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from  
—40°C to 85°C.  
ORDERING INFORMATION  
(1)  
TA  
52-BALL BGA  
CDCU877ZQL  
CDCU877AZQL  
CDCU877GQL  
CDCU877AGQL  
40-Pin MLF  
CDCU877RHA  
CDCU877ARHA  
CDCU877RTB  
CDCU877ARTB  
-40°C to 85°C  
(1) For the most current package and ordering information, see the  
Package Option Addendum at the end of this document, or see the  
TI website at www.ti.com.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
MicroStar is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2005–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...23

中文翻译

下载PDF

CDCU877RTBR 替代型号

型号 品牌 替代类型 描述 数据表
CDCU877RTBT TI

完全替代

 1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM Applications 40-VQFN -40 to 85

与CDCU877RTBR相关器件

型号 品牌 获取价格 描述 数据表
CDCU877RTBT TI

获取价格

 		1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM Applications 40-VQFN -40 to 85
CDCU877ZQL TI

获取价格

 		1.8V PHASE LOCK LOOP CLOCK DRIVER
CDCU877ZQLT TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCUA877 TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCUA877_1 TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCUA877_V01 TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCUA877NMKR TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCUA877NMKT TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCUA877ZQL TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCUA877ZQLR TI

获取价格

 		1.8-V PHASE LOCK LOOP CLOCK DRIVER

与CDCU877RTBR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证