5秒后页面跳转
CDC341NSRG4 PDF预览

CDC341NSRG4

更新时间: 2024-11-13 12:48:59
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
10页 279K
描述
1-LINE TO 8-LINE CLOCK DRIVER

CDC341NSRG4 技术参数

是否无铅:含铅生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP-20
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.7
Is Samacsys:N系列:CDC
输入调节:STANDARDJESD-30 代码:R-PDSO-G20
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.048 A
功能数量:1反相输出次数:
端子数量:20实输出次数:8
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:5 V
Prop。Delay @ Nom-Sup:4.9 ns传播延迟(tpd):4.9 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.6 ns
子类别:Clock Drivers最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:BICMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

CDC341NSRG4 数据手册

 浏览型号CDC341NSRG4的Datasheet PDF文件第2页浏览型号CDC341NSRG4的Datasheet PDF文件第3页浏览型号CDC341NSRG4的Datasheet PDF文件第4页浏览型号CDC341NSRG4的Datasheet PDF文件第5页浏览型号CDC341NSRG4的Datasheet PDF文件第6页浏览型号CDC341NSRG4的Datasheet PDF文件第7页 
CDC341  
1-LINE TO 8-LINE CLOCK DRIVER  
SCAS333D – DECEMBER 1992 – REVISED OCTOBER 1998  
DW PACKAGE  
(TOP VIEW)  
Low Output Skew, Low Pulse Skew for  
Clock-Distribution and Clock-Generation  
Applications  
V
V
CC  
1
2
3
4
5
6
7
8
9
20  
19  
18  
17  
16  
15  
14  
CC  
TTL-Compatible Inputs and Outputs  
1G  
2G  
A
1Y1  
1Y2  
GND  
1Y3  
1Y4  
GND  
Distributes One Clock Input to Eight  
Outputs  
P0  
P1  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
V
2Y4  
2Y3  
CC  
High-Drive Outputs (48-mA I  
,
OH  
13 2Y1  
12 2Y2  
11 GND  
48-mA I  
)
OL  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
GND 10  
Packaging Options Include Plastic  
Small-Outline (DW) Packages  
description  
The CDC341 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs  
with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be  
placed in a low state regardless of the A input.  
The propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for  
customer use and should be strapped to GND.  
The CDC341 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
1G  
X
2G  
X
A
L
1Y11Y4 2Y12Y4  
L
L
L
L
L
L
H
H
H
H
L
H
L
L
H
L
H
H
H
H
H
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙΒ is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与CDC341NSRG4相关器件

型号 品牌 获取价格 描述 数据表
CDC351 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DB TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DBG4 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DBLE TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DBR TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DBRG4 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DW TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DWG4 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DWR TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC351DWRG4 TI

获取价格

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS