5秒后页面跳转
CD74HCT573M96 PDF预览

CD74HCT573M96

更新时间: 2024-11-22 23:04:31
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
10页 332K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3 STATE OUTPUTS

CD74HCT573M96 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOIC-20针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.61Is Samacsys:N
其他特性:BROADSIDE VERSION OF 373控制类型:ENABLE LOW/HIGH
计数方向:UNIDIRECTIONAL系列:HCT
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.006 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TR峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):0.08 mA
Prop。Delay @ Nom-Sup:53 ns传播延迟(tpd):53 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:Bus Driver/Transceiver最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:7.5 mm
Base Number Matches:1

CD74HCT573M96 数据手册

 浏览型号CD74HCT573M96的Datasheet PDF文件第2页浏览型号CD74HCT573M96的Datasheet PDF文件第3页浏览型号CD74HCT573M96的Datasheet PDF文件第4页浏览型号CD74HCT573M96的Datasheet PDF文件第5页浏览型号CD74HCT573M96的Datasheet PDF文件第6页浏览型号CD74HCT573M96的Datasheet PDF文件第7页 
ꢉ ꢀꢅꢊꢋ ꢅ ꢌꢊꢍꢎ ꢏꢊꢌꢐ ꢍꢅ ꢁꢑꢅ ꢒꢏ ꢐ ꢋꢊꢅꢀ ꢄ ꢐ  
SCLS455C − FEBRUARY 2001 − REVISED MAY 2004  
CD54HCT573 . . . F PACKAGE  
CD74HCT573 . . . DB, E, OR M PACKAGE  
(TOP VIEW)  
D
D
4.5-V to 5.5-V V  
Operation  
CC  
Wide Operating Temperature Range of  
−55°C to 125°C  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
D
D
D
D
Balanced Propagation Delays and  
Transition Times  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
LE  
Standard Outputs Drive Up To 10 LS-TTL  
Loads  
Significant Power Reduction Compared to  
LS-TTL Logic ICs  
Inputs Are TTL-Voltage Compatible  
description/ordering information  
GND  
The ’HCT573 devices are octal transparent  
D-type latches. When the latch-enable (LE) input  
is high, the Q outputs follow the data (D) inputs.  
When LE is low, the Q outputs are latched at the  
logic levels of the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines  
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without  
interface or pullup components.  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
A
PACKAGE  
PDIP − E Tube  
CD74HCT573E  
CD74HCT573E  
HK573  
SSOP − DB Tape and reel  
Tube  
CD74HCT573DBR  
CD74HCT573M  
CD74HCT573M96  
CD54HCT573F3A  
−55°C to 125°C  
SOIC − M  
HCT573M  
Tape and reel  
CDIP − F  
Tube  
CD54HCT573F3A  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2004, Texas Instruments Incorporated  
ꢉ ꢗ ꢢ ꢚ ꢙꢥ ꢠꢟ ꢝꢞ ꢟꢙ ꢛꢢ ꢤꢖ ꢜꢗ ꢝ ꢝꢙ ꢬꢔ ꢋꢑ ꢏꢌ ꢭ ꢑꢇꢮꢂ ꢇꢂꢈ ꢜꢤꢤ ꢢꢜ ꢚ ꢜ ꢛꢡ ꢝꢡꢚ ꢞ ꢜ ꢚ ꢡ ꢝꢡ ꢞꢝꢡ ꢥ  
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ  
ꢠ ꢗꢤ ꢡꢞꢞ ꢙ ꢝꢧꢡ ꢚ ꢩꢖ ꢞꢡ ꢗ ꢙꢝꢡ ꢥꢦ ꢉ ꢗ ꢜꢤ ꢤ ꢙ ꢝꢧꢡ ꢚ ꢢꢚ ꢙ ꢥꢠꢟ ꢝꢞ ꢈ ꢢꢚ ꢙ ꢥꢠꢟ ꢝꢖꢙ ꢗ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CD74HCT573M96 替代型号

型号 品牌 替代类型 描述 数据表
CD74HCT573M TI

类似代替

High Speed CMOS Logic Octal Transparent Latch, Three-State Output
SN74HCT573DWR TI

类似代替

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573DW TI

类似代替

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与CD74HCT573M96相关器件

型号 品牌 获取价格 描述 数据表
CD74HCT573M96E4 TI

获取价格

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
CD74HCT573M96G4 TI

获取价格

具有三态输出的高速 CMOS 逻辑八路透明锁存器 | DW | 20 | -55 to 1
CD74HCT574 TI

获取价格

High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Positive-Edge Triggered
CD74HCT574E TI

获取价格

High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Positive-Edge Triggered
CD74HCT574EE4 TI

获取价格

High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered
CD74HCT574EN ETC

获取价格

Logic IC
CD74HCT574-EP TI

获取价格

HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE,POSITIVE-EDGE TRIGGERED
CD74HCT574EX RENESAS

获取价格

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20
CD74HCT574F ETC

获取价格

Logic IC
CD74HCT574H ETC

获取价格

Octal D-Type Flip-Flop