5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> CD74HCT240PWE4
CD74HCT240PWE4 PDF预览

CD74HCT240PWE4

更新时间： 2024-10-31 05:28:07
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
17页 445K
描述
High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State

阅读下载

中文翻译

获取价格

CD74HCT240PWE4 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP20,.25针数：20
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.1Is Samacsys：N
其他特性：TWO ACTIVE-LOW OUTPUT ENABLES控制类型：ENABLE LOW
系列：HCTJESD-30 代码：R-PDSO-G20
JESD-609代码：e4长度：6.5 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.006 A湿度敏感等级：1
位数：4功能数量：2
端口数量：2端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP20,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TUBE
峰值回流温度（摄氏度）：260电源：5 V
Prop。Delay @ Nom-Sup：33 ns传播延迟（tpd）：33 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：4.4 mmBase Number Matches：1

CD74HCT240PWE4 数据手册

 浏览型号CD74HCT240PWE4的Datasheet PDF文件第2页浏览型号CD74HCT240PWE4的Datasheet PDF文件第3页浏览型号CD74HCT240PWE4的Datasheet PDF文件第4页浏览型号CD74HCT240PWE4的Datasheet PDF文件第5页浏览型号CD74HCT240PWE4的Datasheet PDF文件第6页浏览型号CD74HCT240PWE4的Datasheet PDF文件第7页 
CD54/74HC240, CD54/74HCT240,  
CD74HC241, CD54/74HCT241,  
CD54/74HC244, CD54/74HCT244  
High-Speed CMOS Logic  
Data sheet acquired from Harris Semiconductor  
SCHS167E  
November 1997 - Revised October 2004  
Octal Buffer/Line Drivers, Three-State  
Features  
Ordering Information  
• HC/HCT240 Inverting  
TEMP. RANGE  
o
PART NUMBER  
CD54HC240F3A  
CD54HC244F3A  
CD54HCT240F3A  
CD54HCT241F3A  
CD54HCT244F3A  
CD74HC240E  
( C)  
PACKAGE  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld PDIP  
20 Ld SOIC  
20 Ld SOIC  
20 Ld PDIP  
20 Ld SOIC  
20 Ld SOIC  
20 Ld PDIP  
20 Ld SOIC  
20 Ld SOIC  
20 Ld PDIP  
20 Ld SOIC  
20 Ld SOIC  
20 Ld TSSOP  
20 Ld TSSOP  
20 Ld TSSOP  
20 Ld PDIP  
20 Ld SOIC  
20 Ld SOIC  
20 Ld PDIP  
20 Ld SOIC  
20 Ld SOIC  
• HC/HCT241 Non-Inverting  
• HC/HCT244 Non-Inverting  
[ /Title  
(CD74  
HC240  
,
CD74  
HCT24  
0,  
CD74  
HC241  
,
CD74  
HCT24  
1,  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• Typical Propagation Delay = 8ns at V  
o
= 5V,  
CC  
C = 15pF, T = 25 C for HC240  
L
A
• Three-State Outputs  
• Buffered Inputs  
• High-Current Bus Driver Outputs  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
CD74HC240M  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
CD74HC240M96  
CD74HC241E  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
CD74HC241M  
CD74  
HC244  
,
CD74HC241M96  
CD74HC244E  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74  
CD74HC244M  
at V  
= 5V  
CC  
• HCT Types  
CD74HC244M96  
CD74HCT240E  
CD74HCT240M  
CD74HCT240M96  
CD74HCT240PW  
CD74HCT240PWR  
CD74HCT240PWT  
CD74HCT241E  
CD74HCT241M  
CD74HCT241M96  
CD74HCT244E  
CD74HCT244M  
CD74HCT244M96  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
OL OH  
l
Description  
The ’HC240 and ’HCT240 are inverting three-state buffers  
having two active-low output enables. The CD74HC241,  
’HCT241, ’HC244 and ’HCT244 are non-inverting three-  
state buffers that differ only in that the 241 has one active-  
high and one active-low output enable, and the 244 has two  
active-low output enables. All three types have identical  
pinouts.  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2004, Texas Instruments Incorporated  
1
1234567...17

中文翻译

下载PDF

与CD74HCT240PWE4相关器件

型号 品牌 获取价格 描述 数据表
CD74HCT240PWG4 TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT240PWR TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT240PWRE4 TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT240PWRG4 TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT240PWT TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT240PWTE4 TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT240PWTG4 TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT241 TI

获取价格

 		High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT241E TI

获取价格

 		High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
CD74HCT241EE4 TI

获取价格

 		High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State

与CD74HCT240PWE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证