Datasheet > 逻辑 > 栅极> CD74HCT11

CD74HCT11

更新时间： 2024-11-18 23:04:27

品牌	Logo	应用领域
德州仪器 - TI		栅
页数	文件大小	规格书
6页	36K
描述
High Speed CMOS Logic Triple 3-Input AND Gate

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD74HCT11 数据手册

CD54/74HC11,

CD54/74HCT11

Data sheet acquired from Harris Semiconductor

SCHS273A

High Speed CMOS Logic

Triple 3-Input AND Gate

August 1997 - Revised May 2000

Features

Description

• Buffered Inputs

The ’HC11 and ’HCT11 logic gates utilize silicon gate CMOS

technology to achieve operating speeds similar to LSTTL

gates with the low power consumption of standard CMOS

integrated circuits. All devices have the ability to drive 10

LSTTL loads. The HCT logic family is functionally pin

compatible with the standard LS logic family.

• Typical Propagation Delay: 8ns at V

= 5V,

[ /Title

(CD54

HCT11

CD74

HC11,

CD74

HCT11

)

C = 15pF, T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

Ordering Information

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

TEMP. RANGE

PART NUMBER

CD54HC11F

( C)

PACKAGE

14 Ld CERDIP

14 Ld PDIP

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

-55 to 125

/Sub-

ject

(High

CD54HC11F3A

CD74HC11E

CD74HC11M

CD54HCT11F

CD54HCT11F3A

CD74HCT11E

CD74HCT11M

NOTES:

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

14 Ld SOIC

at V

= 5V

14 Ld CERDIP

14 Ld PDIP

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

14 Ld SOIC

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

1. When ordering, use the entire part number. Add the sufﬁx 96 to

obtain the variant in the tape and reel.

2. Die for this part number is available which meets all electrical

specifications. Please contact your local TI sales office or cus-

tomer service for ordering information.

Pinout

CD54HC11, CD54HCT11

(CERDIP)

CD54HCT11, CD74HC11, CD74HCT11

(PDIP, SOIC)

TOP VIEW

14 V

13 1C

12 1Y

11 3C

10 3B

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6

中文翻译

下载PDF

与CD74HCT11相关器件

型号	品牌	获取价格	描述	数据表
CD74HCT112	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HCT112E	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HCT112EE4	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HCT112EN	ETC	获取价格	Logic IC
CD74HCT112EX	RENESAS	获取价格	HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
CD74HCT112F	ETC	获取价格	Logic IC
CD74HCT112H	ETC	获取价格	J-K-Type Flip-Flop
CD74HCT112M	RENESAS	获取价格	IC,FLIP-FLOP,DUAL,J/K TYPE,HCT-CMOS,SOP,16PIN,PLASTIC
CD74HCT112M	ROCHESTER	获取价格	HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
CD74HCT112M96	RENESAS	获取价格	J-K Flip-Flop, HCT Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, C

与CD74HCT11相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

22
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

14
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

44
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

43

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT11

CD74HCT11 数据手册

与CD74HCT11相关器件

与CD74HCT11相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT11

CD74HCT11 数据手册

与CD74HCT11相关器件

与CD74HCT11相关文章

您还可以找

您在本页遇到什么问题？