5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> CD74HC563M
CD74HC563M PDF预览

CD74HC563M

更新时间： 2024-11-01 23:00:39
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
14页 282K
描述
High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

阅读下载

中文翻译

获取价格

CD74HC563M 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：GREEN, PLASTIC, SOIC-20针数：20
Reach Compliance Code：compliantHTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：5.48
Is Samacsys：N其他特性：BROADSIDE VERSION OF 533
系列：HC/UHJESD-30 代码：R-PDSO-G20
长度：12.8 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.006 A
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP20,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：2/6 VProp。Delay @ Nom-Sup：45 ns
传播延迟（tpd）：250 ns认证状态：Not Qualified
座面最大高度：2.65 mm子类别：FF/Latches
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：4.5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.5 mmBase Number Matches：1

CD74HC563M 数据手册

 浏览型号CD74HC563M的Datasheet PDF文件第2页浏览型号CD74HC563M的Datasheet PDF文件第3页浏览型号CD74HC563M的Datasheet PDF文件第4页浏览型号CD74HC563M的Datasheet PDF文件第5页浏览型号CD74HC563M的Datasheet PDF文件第6页浏览型号CD74HC563M的Datasheet PDF文件第7页 
CD54/74HC533, CD54/74HCT533,  
CD54/74HC563, CD74HCT563  
Data sheet acquired from Harris Semiconductor  
SCHS187C  
High-Speed CMOS Logic Octal Inverting  
Transparent Latch, Three-State Outputs  
January 1998 - Revised July 2003  
Features  
Description  
• Common Latch-Enable Control  
• Common Three-State Output Enable Control  
• Buffered Inputs  
The ’HC533, ’HCT533, ’HC563, and CD74HCT563 are  
high-speed Octal Transparent Latches manufactured with  
silicon gate CMOS technology. They possess the low power  
consumption of standard CMOS integrated circuits, as well as  
the ability to drive 15 LSTTL devices.  
[ /Title  
(CD74H  
C533,  
• Three-State Outputs  
CD74H  
CT533,  
CD74H  
C563,  
CD74H  
CT563)  
/Subject  
(High  
The outputs are transparent to the inputs when the latch  
enable (LE) is high. When the latch enable (LE) goes low the  
data is latched. The output enable (OE) controls the  
three-state outputs. When the output enable (OE) is high the  
outputs are in the high impedance state. The latch operation  
is independent of the state of the output enable.  
• Bus Line Driving Capacity  
• Typical Propagation Delay = 13ns at V  
CC  
= 5V,  
o
C = 15pF, T = 25 C (Data to Output)  
L
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
The ’HC533 and ’HCT533 are identical in function to the  
’HC563 and CD74HCT563 but have different pinouts. The  
’HC533 and ’HCT533 are similar to the ’HC373 and ’HCT373;  
the latter are non-inverting types.  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
Speed  
Ordering Information  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
TEMP. RANGE  
o
• HC Types  
- 2V to 6V Operation  
PART NUMBER  
CD54HC533F3A  
CD54HC563F3A  
CD54HCT533F3A  
CD74HC533E  
( C)  
PACKAGE  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld PDIP  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
CD74HC563E  
20 Ld PDIP  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
OL OH  
CD74HC563M  
20 Ld SOIC  
20 Ld PDIP  
l
CD74HCT533E  
CD74HCT563E  
CD74HCT563M  
20 Ld PDIP  
20 Ld SOIC  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...14

中文翻译

下载PDF

CD74HC563M 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC563MG4 TI

完全替代

 High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs
SN74HC563DWG4 TI

类似代替

 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HC563DWRG4 TI

类似代替

 Octal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85

与CD74HC563M相关器件

型号 品牌 获取价格 描述 数据表
CD74HC563M96 RENESAS

获取价格

 		HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20
CD74HC563ME4 TI

获取价格

 		High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs
CD74HC563MG4 TI

获取价格

 		High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs
CD74HC564 TI

获取价格

 		High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggere
CD74HC564E TI

获取价格

 		High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggere
CD74HC564EE4 TI

获取价格

 		High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggere
CD74HC564EN ETC

获取价格

 		Logic IC
CD74HC564F ETC

获取价格

 		Logic IC
CD74HC564H ETC

获取价格

 		Octal D-Type Flip-Flop
CD74HC564M TI

获取价格

 		High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggere

与CD74HC563M相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证