5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> CD74HC4059E
CD74HC4059E PDF预览

CD74HC4059E

更新时间： 2024-11-26 21:54:19
品牌 Logo 应用领域
德州仪器 - TI 计数器触发器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
12页 208K
描述
High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter

阅读下载

中文翻译

获取价格

CD74HC4059E 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：DIP
包装说明：ROHS COMPLIANT, PLASTIC, DIP-24针数：24
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：8.16
Samacsys Confidence：3Samacsys Status：Released
Samacsys PartID：261946Samacsys Pin Count：24
Samacsys Part Category：Integrated CircuitSamacsys Package Category：Dual-In-Line Packages
Samacsys Footprint Name：N (R-PDIP-T**)Samacsys Released Date：2016-03-09 06:51:04
Is Samacsys：N其他特性：PROGRAMMABLE TO DIVIDE INPUT BY 3-15999
计数方向：DOWN系列：HC/UH
JESD-30 代码：R-PDIP-T24JESD-609代码：e4
长度：31.75 mm负载/预设输入：YES
逻辑集成电路类型：DIVIDE BY N COUNTER最大频率@ Nom-Sup：18000000 Hz
工作模式：SYNCHRONOUS功能数量：1
端子数量：24最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP24,.6
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2/6 V
最大电源电流（ICC）：0.16 mA传播延迟（tpd）：300 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：Counter最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：4.5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：15.24 mm
最小 fmax：21 MHzBase Number Matches：1

CD74HC4059E 数据手册

 浏览型号CD74HC4059E的Datasheet PDF文件第2页浏览型号CD74HC4059E的Datasheet PDF文件第3页浏览型号CD74HC4059E的Datasheet PDF文件第4页浏览型号CD74HC4059E的Datasheet PDF文件第5页浏览型号CD74HC4059E的Datasheet PDF文件第6页浏览型号CD74HC4059E的Datasheet PDF文件第7页 
CD54HC4059, CD74HC4059  
Data sheet acquired from Harris Semiconductor  
SCHS206B  
High-Speed CMOS Logic  
CMOS Programmable Divide-by-N Counter  
February 1998 - Revised May 2003  
Features  
Description  
• Synchronous Programmable ÷N Counter N = 3 to 9999  
or 15999  
The ’HC4059 are high-speed silicon-gate devices that are  
pin-compatible with the CD4059A devices of the CD4000B  
series. These devices are divide-by-N down-counters that  
can be programmed to divide an input frequency by any  
number “N” from 3 to 15,999. The output signal is a pulse  
one clock cycle wide occurring at a rate equal to the input  
frequency divide by N. The down-counter is preset by means  
of 16 jam inputs.  
[ /Title  
(CD74  
HC4059  
)
• Presettable Down-Counter  
• Fully Static Operation  
• Mode-Select Control of Initial Decade Counting  
Function (÷10, 8, 5, 4, 2)  
/Sub-  
ject  
• Master Preset Initialization  
The three Mode-Select Inputs K , K and K determine the  
a
b
c
(High-  
Speed  
CMOS  
Logic  
CMOS  
Pro-  
modulus (“divide-by” number) of the first and last counting  
sections in accordance with the truth table. Every time the first  
(fastest) counting section goes through one cycle, it reduces by  
1 the number that has been preset (jammed) into the three  
decades of the intermediate counting section an the last  
counting section, which consists of flip-flops that are not  
needed for opening the first counting section. For example, in  
the ÷2 mode, only one flip-flop is needed in the first counting  
section. Therefore the last counting section has three flip-flops  
that can be preset to a maximum count of seven with a place  
• Latchable ÷N Output  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
value of thousands. If ÷10 is desired for the first section, K is  
a
set “high”, K “high” and K “low”. Jam inputs J1, J2, J3, and J4  
b
c
• HC Types  
are used to preset the first counting section and there is no last  
counting section. The intermediate counting section consists of  
three cascaded BCD decade (÷10) counters presettable by  
means of Jam Inputs J5 through J16.  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
The Mode-Select Inputs permit frequency-synthesizer  
channel separations of 10, 12.5, 20, 25 or 50 parts. These  
inputs set the maximum value of N at 9999 (when the first  
counting section divides by 5 or 10) or 15,999 (when the first  
counting section divides by 8, 4, or 2).  
Applications  
• Communications Digital Frequency Synthesizers;  
VHF, UHF, FM, AM, etc.  
• Fixed or Programmable Frequency Division  
The three decades of the intermediate counter can be preset  
to a binary 15 instead of a binary 9, while their place values  
are still 1, 10, and 100, multiplied by the number of the ÷N  
mode. For example, in the ÷8 mode, the number from which  
counting down begins can be preset to:  
• “Time Out” Timer for Consumer-Application Industrial  
Controls  
Ordering Information  
3rd Decade  
2nd Decade  
1st Decade  
Last Counting Section  
1500  
150  
15  
TEMP. RANGE  
o
PART NUMBER  
CD54HC4059F3A  
CD74HC4059E  
( C)  
PACKAGE  
24 Ld CERDIP  
24 Ld PDIP  
-55 to 125  
-55 to 125  
-55 to 125  
1000  
The total of these numbers (2665) times 8 equals 12,320.  
The first counting section can be preset to 7. Therefore,  
21,327 is the maximum possible count in the ÷8 mode.  
CD74HC4059M96  
24 Ld SOIC  
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel.  
The highest count of the various modes is shown in the  
Extended Counter Range column. Control inputs K and K  
b
c
can be used to initiate and lock the counter in the “master  
preset” state. In this condition the flip-flops in the counter are  
preset in accordance with the jam inputs and the counter  
remains in that state as long as K and K both remain low. The  
b
c
counter begins to count down from the preset state when a  
counting mode other than the master preset mode is selected.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...12

中文翻译

下载PDF

CD74HC4059E 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC4059M96 TI

完全替代

 High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD4059AE TI

类似代替

 CMOS Programmable Divide-by-N Counter
CD74HC4059M96E4 TI

类似代替

 High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter

与CD74HC4059E相关器件

型号 品牌 获取价格 描述 数据表
CD74HC4059EE4 TI

获取价格

 		High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD74HC4059EN RENESAS

获取价格

 		IC,PRESCALER,DIP,24PIN,PLASTIC
CD74HC4059EX RENESAS

获取价格

 		IC,PRESCALER,DIP,24PIN,PLASTIC
CD74HC4059F ETC

获取价格

 		Logic IC
CD74HC4059H RENESAS

获取价格

 		HC/UH SERIES, ASYN POSITIVE EDGE TRIGGERED 1-BIT DOWN DIVIDE BYN COUNTER, UUC24
CD74HC4059M RENESAS

获取价格

 		IC,PRESCALER,SOP,24PIN,PLASTIC
CD74HC4059M96 TI

获取价格

 		High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD74HC4059M96 RENESAS

获取价格

 		IC,PRESCALER,SOP,24PIN,PLASTIC
CD74HC4059M96E4 TI

获取价格

 		High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD74HC4059M96G4 TI

获取价格

 		High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter

与CD74HC4059E相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证