5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 栅极> CD74HC4050M
CD74HC4050M PDF预览

CD74HC4050M

更新时间： 2024-11-01 23:07:31
品牌 Logo 应用领域
德州仪器 - TI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 31K
描述
High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

阅读下载

中文翻译

获取价格

CD74HC4050M 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOIC
包装说明：SOIC-16针数：16
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：6 weeks
风险等级：1.08Samacsys Confidence：3
Samacsys Status：ReleasedSamacsys PartID：1892
Samacsys Pin Count：16Samacsys Part Category：Integrated Circuit
Samacsys Package Category：Small Outline PackagesSamacsys Footprint Name：d(r-pdso-g16)
Samacsys Released Date：2015-04-16 09:48:08Is Samacsys：N
其他特性：CMOS-TTL LEVEL TRANSLATOR系列：HC/UH
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：9.9 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUFFER最大I（ol）：0.004 A
湿度敏感等级：1功能数量：6
输入次数：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：TUBE
峰值回流温度（摄氏度）：260电源：2/6 V
最大电源电流（ICC）：0.04 mAProp。Delay @ Nom-Sup：26 ns
传播延迟（tpd）：130 ns认证状态：Not Qualified
施密特触发器：NO座面最大高度：1.75 mm
子类别：Gates最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：4.5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：3.91 mmBase Number Matches：1

CD74HC4050M 数据手册

 浏览型号CD74HC4050M的Datasheet PDF文件第2页浏览型号CD74HC4050M的Datasheet PDF文件第3页浏览型号CD74HC4050M的Datasheet PDF文件第4页浏览型号CD74HC4050M的Datasheet PDF文件第5页 
CD74HC4049,  
CD74HC4050  
Data sheet acquired from Harris Semiconductor  
SCHS205A  
High-Speed CMOS Logic  
February 1998 - Revised June 1999  
Hex Buffers, Inverting and Non-Inverting  
Features  
Description  
• Typical Propagation Delay: 6ns at V  
o
= 5V,  
The CD74HC4049 and CD74HC4050 are fabricated with  
high-speed silicon gate technology. They have a modified  
input protection structure that enables these parts to be  
used as logic level translators which convert high-level logic  
to a low-level logic while operating off the low-level logic  
supply. For example, 15-V input pulse levels can be down-  
converted to 0-V to 5-V logic levels. The modified input  
protection structure protects the input from negative  
CC  
C = 15pF, T = 25 C  
L
A
[ /Title  
(CD74H  
C4049,  
CD74H  
C4050)  
/Sub-  
• High-to-Low Voltage Level Converter for up to V = 16V  
l
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . .–55 C to 125 C electrostatic discharge. These parts also can be used as  
simple buffers or inverters without level translation. The  
CD74HC4049 and CD74HC4050 are enhanced versions of  
ject  
• Balanced Propagation Delay and Transition Times  
(High  
Speed  
CMOS  
Logic  
Hex  
equivalent CMOS types.  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
Ordering Information  
• HC Types  
- 2V to 6V Operation  
TEMP. RANGE  
o
PKG.  
NO.  
PART NUMBER  
CD74HC4049E  
CD74HC4050E  
CD74HC4049M  
CD74HC4050M  
CD74HC4050PW  
NOTES:  
( C)  
PACKAGE  
16 Ld PDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld TSSOP  
- High Noise Immunity: N = 30%, N = 30%of V  
IL IH CC  
at  
V
= 5V  
CC  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
E16.3  
E16.3  
M16.15  
M16.15  
1. When ordering, use the entire part number. Add the suffix 96 to  
the M suffix or the R suffix to the PW package to obtain the  
variant in the tape and reel.  
2. Wafer and die is available which meets all electrical  
specifications. Please contact your local sales office or  
customer service for ordering information.  
Pinout  
CD74HC4049, CD74HC4050  
(PDIP, SOIC, TSSOP)  
TOP VIEW  
4049 4050  
4050  
16 NC  
4049  
NC  
V
V
1
2
3
4
5
6
7
8
CC  
1Y  
CC  
1Y  
15 6Y  
14 6A  
13 NC  
12 5Y  
11 5A  
10 4Y  
6Y  
6A  
NC  
5Y  
5A  
4Y  
4A  
1A  
2Y  
2A  
3Y  
3A  
1A  
2Y  
2A  
3Y  
3A  
9
4A  
GND GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 1999 Texas Instruments Incorporated  
1
12345

中文翻译

下载PDF

CD74HC4050M 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC4050MTG4 TI

完全替代

 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050M96G4 TI

完全替代

 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050MG4 TI

完全替代

 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

与CD74HC4050M相关器件

型号 品牌 获取价格 描述 数据表
CD74HC4050M96 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050M96 RENESAS

获取价格

 		NON-INVERT GATE
CD74HC4050M96E4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050M96G4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050ME4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050MG4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050MT TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050MTE4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050MTG4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4050NSR TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

与CD74HC4050M相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证