5秒后页面跳转
捷配首页

Datasheet > 信号电路 > 锁相环或频率合成电路> CD74HC4046ANSRG4
CD74HC4046ANSRG4 PDF预览

CD74HC4046ANSRG4

更新时间： 2024-11-25 05:27:59
品牌 Logo 应用领域
德州仪器 - TI 信号电路锁相环或频率合成电路光电二极管
页数 文件大小 规格书
28页 444K
描述
High-Speed CMOS Logic Phase-Locked Loop with VCO

阅读下载

中文翻译

获取价格

CD74HC4046ANSRG4 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：GREEN, PLASTIC, SOP-16针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.7Is Samacsys：N
模拟集成电路 - 其他类型：PHASE LOCKED LOOPJESD-30 代码：R-PDSO-G16
JESD-609代码：e4长度：10.2 mm
湿度敏感等级：1功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.3
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260电源：2/6 V
认证状态：Not Qualified座面最大高度：2 mm
子类别：PLL or Frequency Synthesis Circuits最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：3 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：5.3 mmBase Number Matches：1

CD74HC4046ANSRG4 数据手册

 浏览型号CD74HC4046ANSRG4的Datasheet PDF文件第2页浏览型号CD74HC4046ANSRG4的Datasheet PDF文件第3页浏览型号CD74HC4046ANSRG4的Datasheet PDF文件第4页浏览型号CD74HC4046ANSRG4的Datasheet PDF文件第5页浏览型号CD74HC4046ANSRG4的Datasheet PDF文件第6页浏览型号CD74HC4046ANSRG4的Datasheet PDF文件第7页 
CD54HC4046A, CD74HC4046A,  
CD54HCT4046A, CD74HCT4046A  
Data sheet acquired from Harris Semiconductor  
SCHS204J  
High-Speed CMOS Logic  
February 1998 - Revised December 2003  
Phase-Locked Loop with VCO  
Features  
Description  
• Operating Frequency Range  
The ’HC4046A and ’HCT4046A are high-speed silicon-gate  
CMOS devices that are pin compatible with the CD4046B of  
the “4000B” series. They are specified in compliance with  
- Up to 18MHz (Typ) at V  
CC  
= 5V  
[ /Title  
(CD74  
HC404  
6A,  
CD74  
HCT40  
46A)  
/Sub-  
ject  
(High-  
Speed  
CMOS  
- Minimum Center Frequency of 12MHz at V  
= 4.5V  
CC  
JEDEC standard number 7.  
• Choice of Three Phase Comparators  
- EXCLUSIVE-OR  
The ’HC4046A and ’HCT4046A are phase-locked-loop  
circuits that contain a linear voltage-controlled oscillator  
(VCO) and three different phase comparators (PC1, PC2 and  
PC3). A signal input and a comparator input are common to  
each comparator.  
- Edge-Triggered JK Flip-Flop  
- Edge-Triggered RS Flip-Flop  
• Excellent VCO Frequency Linearity  
The signal input can be directly coupled to large voltage  
signals, or indirectly coupled (with a series capacitor) to small  
voltage signals. A self-bias input circuit keeps small voltage  
signals within the linear region of the input amplifiers. With a  
passive low-pass filter, the 4046A forms a second-order loop  
PLL. The excellent VCO linearity is achieved by the use of  
linear op-amp techniques.  
• VCO-Inhibit Control for ON/OFF Keying and for Low  
Standby Power Consumption  
• Minimal Frequency Drift  
• Operating Power Supply Voltage Range  
- VCO Section . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 6V  
- Digital Section . . . . . . . . . . . . . . . . . . . . . . . . 2V to 6V  
Ordering Information  
• Fanout (Over Temperature Range)  
TEMP. RANGE  
o
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
PART NUMBER  
CD54HC4046AF3A  
CD54HCT4046AF3A  
CD74HC4046AE  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
CD74HC4046AM  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
CD74HC4046AMT  
CD74HC4046AM96  
CD74HC4046ANSR  
CD74HC4046APWR  
CD74HC4046APWT  
CD74HCT4046AE  
CD74HCT4046AM  
CD74HCT4046AMT  
CD74HCT4046AM96  
• HC Types  
- 2V to 6V Operation  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at VOL, VOH  
l
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
Applications  
• FM Modulation and Demodulation  
• Frequency Synthesis and Multiplication  
• Frequency Discrimination  
• Tone Decoding  
• Data Synchronization and Conditioning  
• Voltage-to-Frequency Conversion  
• Motor-Speed Control  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...28

中文翻译

下载PDF

与CD74HC4046ANSRG4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC4046APWR TI

获取价格

 		High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4046APWRE4 TI

获取价格

 		High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4046APWRG4 TI

获取价格

 		High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4046APWT TI

获取价格

 		High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4046APWTE4 TI

获取价格

 		High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4046APWTG4 TI

获取价格

 		High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4049 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4049E TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4049EE4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4049EN ETC

获取价格

 		Logic IC

与CD74HC4046ANSRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证