CD74HC297,
CD74HCT297
Data sheet acquired from Harris Semiconductor
SCHS177
High-Speed CMOS Logic
Digital Phase-Locked-Loop
November 1997
Features
Description
• Digital Design Avoids Analog Compensation Errors
• Easily Cascadable for Higher Order Loops
The Harris CD74HC297 and CD74HCT297 are high-speed
silicon gate CMOS devices that are pin-compatible with low
power Schottky TTL (LSTTL).
[ /Title
(CD74
HC297
,
CD74
HCT29
7)
• Useful Frequency Range
These devices are designed to provide a simple, cost-effec-
tive solution to high-accuracy, digital, phase-locked-loop appli-
cations. They contain all the necessary circuits, with the
exception of the divide-by-N counter, to build first-order
phase-locked-loops.
- K-Clock . . . . . . . . . . . . . . . . . . . . . . . . . .DC to 55MHz (Typ)
- I/D-Clock . . . . . . . . . . . . . . . . . . . . DC to 35MHz (Typ)
• Dynamically Variable Bandwidth
• Very Narrow Bandwidth Attainable
• Power-On Reset
Both EXCLUSIVE-OR (XORPD) and edge-controlled phase
detectors (ECPD) are provided for maximum flexibility. The
input signals for the EXCLUSIVE-OR phase detector must
have a 50% duty factor to obtain the maximum lock-range.
/Sub-
ject
• Output Capability
- Standard. . . . . . . . . . . . . . . . . . . . XORPD
, ECPD
OUT
OUT
OUT
(High-
Speed
CMOS
Logic
Digi-
tal
Proper partitioning of the loop function, with many of the build-
ing blocks external to the package, makes it easy for the
designer to incorporate ripple cancellation (see Figure 2) or to
cascade to higher order phase-locked-loops.
- Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I/D
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
The length of the up/down K-counter is digitally programmable
according to the K-counter function table. With A, B, C and D
all LOW, the K-counter is disabled. With A HIGH and B, C and
D LOW, the K-counter is only three stages long, which widens
the bandwidth or capture range and shortens the lock time of
the loop. When A, B, C and D are all programmed HIGH, the
K-counter becomes seventeen stages long, which narrows
the bandwidth or capture range and lengthens the lock time.
Real-time control of loop bandwidth by manipulating the A to
D inputs can maximize the overall performance of the digital
phase-locked-loop.
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
Phase-
Locked
• CD74HC297 Types
- Operation Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 to 6V
- High Noise ImmunityN = 30%, N = 30% of V at 5V
IL IH CC
• CD74HCT297 Types
- Operation Voltage . . . . . . . . . . . . . . . . . . . . . . . . 4.5 to 5.5V
- Direct LSTTL Input Logic Compatibility
The CD74HC297 and CD74HCT297 can perform the classic
first order phase-locked-loop function without using analog
components. The accuracy of the digital phase-locked-loop
V
= 0.8V (Max), V = 2V (Min)
IH
IL
- CMOS Input Compatibility I ≤ 1µA at V , V
OL OH
I
(DPLL) is not affected by V
depends solely on accuracies of the K-clock and loop propa-
gation delays.
and temperature variations but
CC
Ordering Information
PKG.
NO.
o
PART NUMBER TEMP. RANGE ( C) PACKAGE
CD74HC297E
CD74HCT297E
NOTES:
-55 to 125
-55 to 125
16 Ld PDIP
16 Ld PDIP
E16.3
E16.3
Pinout
CD74HC297, CD74HCT297 (PDIP)
TOP VIEW
1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.
B
A
1
2
3
4
5
6
7
8
16 V
15 C
14 D
CC
2. Wafer or die for this part number is available which meets all elec-
trical specifications. Please contact your local sales office or
Harris customer service for ordering information.
EN
CTR
K
13 φA
2
CP
I/D
12 ECPD
OUT
CP
D/U
11 XORPD
OUT
10 φB
I/D
OUT
9
φA
1
GND
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
File Number 1852.1
Copyright © Harris Corporation 1997
1