5秒后页面跳转
捷配首页

Datasheet > CD74ACT161M96
CD74ACT161M96 PDF预览

CD74ACT161M96

更新时间： 2024-11-05 05:18:07
品牌 Logo 应用领域
德州仪器 - TI 计数器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
14页 371K
描述
4-BIT SYNCHRONOUS BINARY COUNTERS

阅读下载

中文翻译

获取价格

CD74ACT161M96 数据手册

 浏览型号CD74ACT161M96的Datasheet PDF文件第2页浏览型号CD74ACT161M96的Datasheet PDF文件第3页浏览型号CD74ACT161M96的Datasheet PDF文件第4页浏览型号CD74ACT161M96的Datasheet PDF文件第5页浏览型号CD74ACT161M96的Datasheet PDF文件第6页浏览型号CD74ACT161M96的Datasheet PDF文件第7页 
CD54ACT161, CD74ACT161  
4-BIT SYNCHRONOUS BINARY COUNTERS  
SCHS298B – APRIL 2000 – REVISED MARCH 2003  
CD54ACT161 . . . F PACKAGE  
CD74ACT161 . . . E OR M PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Internal Look-Ahead for Fast Counting  
Carry Output for n-Bit Cascading  
Synchronous Counting  
CLR  
CLK  
A
V
CC  
RCO  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Synchronously Programmable  
Q
A
SCR-Latchup-Resistant CMOS Process and  
Circuit Design  
B
Q
B
C
Q
C
Exceeds 2-kV ESD Protection per  
MIL-STD-883, Method 3015  
D
Q
D
ENP  
GND  
ENT  
LOAD  
description/ordering information  
The ’ACT161 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal  
carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having  
all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed  
by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output  
counting spikes that normally are associated with synchronous (ripple-clock) counters. A buffered clock (CLK)  
input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.  
These devices are fully programmable; that is, they can be preset to any number between 0 and 9 or 15.  
Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes  
the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.  
The clear function is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low,  
regardless of the levels of the CLK, load (LOAD), or enable inputs.  
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without  
additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO).  
Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a  
high-level pulse while the count is maximum (9 or 15, with Q high). This high-level overflow ripple-carry pulse  
A
can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the  
level of CLK.  
The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that  
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of  
the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the  
stable setup and hold times.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – E  
Tube  
Tube  
CD74ACT161E  
CD74ACT161M  
CD74ACT161M96  
CD54ACT161F3A  
CD74ACT161E  
–55°C to 125°C  
SOIC – M  
CDIP – F  
ACT161M  
Tape and reel  
Tube  
CD54ACT161F3A  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

CD74ACT161M96 替代型号

型号 品牌 替代类型 描述 数据表
CD74ACT161M TI

完全替代

 4-BIT SYNCHRONOUS BINARY COUNTERS
CD74ACT161M96G4 TI

类似代替

 ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, GREEN, PLASTIC, M
CD74ACT161ME4 TI

类似代替

 4-BIT SYNCHRONOUS BINARY COUNTERS

与CD74ACT161M96相关器件

型号 品牌 获取价格 描述 数据表
CD74ACT161M96E4 TI

获取价格

 		4-BIT SYNCHRONOUS BINARY COUNTERS
CD74ACT161M96G4 ROCHESTER

获取价格

 		Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMO
CD74ACT161M96G4 TI

获取价格

 		ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, GREEN, PLASTIC, M
CD74ACT161ME4 TI

获取价格

 		4-BIT SYNCHRONOUS BINARY COUNTERS
CD74ACT161MG4 ROCHESTER

获取价格

 		Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMO
CD74ACT161MG4 TI

获取价格

 		ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, GREEN, PLASTIC, M
CD74ACT163 TI

获取价格

 		CD54ACT161 CD74ACT161
CD74ACT163E TI

获取价格

 		CD54ACT161 CD74ACT161
CD74ACT163E ROCHESTER

获取价格

 		Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMO
CD74ACT163E RENESAS

获取价格

 		BINARY COUNTER

与CD74ACT161M96相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证