5秒后页面跳转
CD54HC86H PDF预览

CD54HC86H

更新时间: 2024-11-10 05:09:03
品牌 Logo 应用领域
德州仪器 - TI 栅极触发器逻辑集成电路石英晶振
页数 文件大小 规格书
6页 47K
描述
High Speed CMOS Logic Quad 2-Input EXCLUSIVE OR Gate

CD54HC86H 技术参数

生命周期:Obsolete零件包装代码:DIE
包装说明:,Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.76
Is Samacsys:N系列:HC/UH
JESD-30 代码:X-XUUC-N逻辑集成电路类型:XOR GATE
功能数量:4输入次数:2
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:UNSPECIFIED封装形状:UNSPECIFIED
封装形式:UNCASED CHIP传播延迟(tpd):180 ns
认证状态:Not Qualified最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:NO LEAD
端子位置:UPPERBase Number Matches:1

CD54HC86H 数据手册

 浏览型号CD54HC86H的Datasheet PDF文件第2页浏览型号CD54HC86H的Datasheet PDF文件第3页浏览型号CD54HC86H的Datasheet PDF文件第4页浏览型号CD54HC86H的Datasheet PDF文件第5页浏览型号CD54HC86H的Datasheet PDF文件第6页 
CD74HC86,  
CD74HCT86  
Data sheet acquired from Harris Semiconductor  
SCHS137  
High Speed CMOS Logic  
August 1997  
Quad 2-Input EXCLUSIVE OR Gate  
Features  
Description  
• Typical Propagation Delay: 9ns at V  
o
= 5V,  
The Harris CD74HC86, CD74HCT86 contain four  
independent EXCLUSIVE OR gates in one package. They  
CC  
C = 15pF, T = 25 C  
L
A
[ /Title  
(CD74  
HC86,  
CD74  
HCT86  
)
provide the system designer with  
a
means for  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
implementation of the EXCLUSIVE OR function. Logic gates  
utilize silicon gate CMOS technology to achieve operating  
speeds similar to LSTTL gates with the low power  
consumption of standard CMOS integrated circuits. All  
devices have the ability to drive 10 LSTTL loads. The 74HCT  
logic family is functionally pin compatible with the standard  
74LS logic family.  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
/Sub-  
ject  
Ordering Information  
• HC Types  
(High  
Speed  
CMOS  
Logic  
Quad  
2-Input  
EXCL  
USIVE  
OR  
- 2V to 6V Operation  
TEMP. RANGE  
PKG.  
NO.  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
o
PART NUMBER  
CD74HC86E  
( C)  
PACKAGE  
14 Ld PDIP  
14 Ld PDIP  
14 Ld SOIC  
14 Ld SOIC  
Wafer  
at V  
= 5V  
CC  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
E14.3  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
CD74HCT86E  
CD74HC86M  
CD74HCT86M  
CD54HC86W  
CD54HCT86W  
CD54HC86H  
E14.3  
M14.15  
M14.15  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
Applications  
Wafer  
• Logical Comparators  
Die  
• Parity Generators and Checkers  
• Adders and Subtractors  
NOTE: When ordering, use the entire part number. Add the suffix 96  
to obtain the variant in the tape and reel.  
Pinout  
CD74HC86, CD74HCT86  
(PDIP, SOIC)  
TOP VIEW  
1A  
1B  
1
2
3
4
5
6
7
14 V  
CC  
13 4B  
12 4A  
11 4Y  
10 3B  
1Y  
2A  
2B  
2Y  
9
8
3A  
3Y  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
File Number 1644.1  
Copyright © Harris Corporation 1997  
1

与CD54HC86H相关器件

型号 品牌 获取价格 描述 数据表
CD54HC86H/3 RENESAS

获取价格

HC/UH SERIES, QUAD 2-INPUT XOR GATE, UUC14
CD54HC86H/3A RENESAS

获取价格

HC/UH SERIES, QUAD 2-INPUT XOR GATE, UUC14
CD54HC86M ETC

获取价格

Logic IC
CD54HC86W TI

获取价格

High Speed CMOS Logic Quad 2-Input EXCLUSIVE OR Gate
CD54HC86W RENESAS

获取价格

暂无描述
CD54HC93E ETC

获取价格

Logic IC
CD54HC93EN ETC

获取价格

Logic IC
CD54HC93F ETC

获取价格

Logic IC
CD54HC93F/3 RENESAS

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, CDIP14
CD54HC93F3A RENESAS

获取价格

Binary Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 3-Bit, Up Direction,