CD54HC74

更新时间： 2024-09-18 22:03:27

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
8页	45K
描述
Dual D Flip-Flop with Set and Reset Positive-Edge Trigger

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD54HC74 数据手册

CD54HC74, CD74HC74,

CD74HCT74

Data sheet acquired from Harris Semiconductor

SCHS124

Dual D Flip-Flop with Set and Reset

Positive-Edge Trigger

January 1998

Features

Description

• Hysteresis on Clock Inputs for Improved Noise Immu-

nity and Increased Input Rise and Fall Times

The Harris CD54HC74, CD74HC74 and CD74HCT74 utilize

silicon gate CMOS technology to achieve operating speeds

equivalent to LSTTL parts. They exhibit the low power

consumption of standard CMOS integrated circuits, together

with the ability to drive 10 LSTTL loads.

[ /Title

(CD54H

C74,

CD74H

C74,

CD74H

CT74)

/Subject

(Dual D

Flip-

• Asynchronous Set and Reset

• Complementary Outputs

• Buffered Inputs

This ﬂip-ﬂop has independent DATA, SET, RESET and

CLOCK inputs and Q and Q outputs. The logic level present

at the data input is transferred to the output during the

positive-going transition of the clock pulse. SET and RESET

are independent of the clock and are accomplished by a low

level at the appropriate input.

• Typical f

MAX

= 50MHz at V = 5V, C = 15pF,

CC L

T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads The 74HCT logic family is functionally as well as pin

compatible with the standard 74LS logic family.

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

Flop

with Set

Ordering Information

TEMP. RANGE

PKG.

NO.

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

PART NUMBER

CD54HC74F

CD74HC74E

CD74HCT74E

CD74HC74M

CD74HCT74M

NOTES:

( C)

PACKAGE

-55 to 125

14 Ld CERDIP F14.3

• HC Types

14 Ld PDIP

14 Ld SOIC

E14.3

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

E14.3

at V

= 5V

M14.15

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

1. When ordering, use the entire part number. Add the sufﬁx 96 to

obtain the variant in the tape and reel.

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

2. Die is available which meets all electrical specifications. Please

contact your local sales office or Harris customer service for

ordering information.

Pinout

CD54HC74, CD74HC74, CD74HCT74

(PDIP, SOIC, CERDIP)

TOP VIEW

14 V

13 2R

12 2D

11 2CP

10 2S

1CP

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number 1476.1

12 3 4 5 6 7 8

中文翻译

下载PDF

CD54HC74 替代型号

型号	品牌	替代类型	描述	数据表
CD74HC74	TI	功能相似	Dual D Flip-Flop with Set and Reset Positive-Edge Trigger

与CD54HC74相关器件

型号	品牌	获取价格	描述	数据表
CD54HC74E	ETC	获取价格	Logic IC
CD54HC74EN	ETC	获取价格	Logic IC
CD54HC74F	TI	获取价格	Dual D Flip-Flop with Set and Reset Positive-Edge Trigger
CD54HC74F/3	RENESAS	获取价格	HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
CD54HC74F3A	TI	获取价格	Dual D Flip-Flop with Set and Reset Positive-Edge Trigger
CD54HC74F3A	RENESAS	获取价格	IC,FLIP-FLOP,DUAL,D TYPE,HC-CMOS,DIP,14PIN,CERAMIC
CD54HC74H	RENESAS	获取价格	CD54HC74H
CD54HC74H/3	RENESAS	获取价格	HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC14
CD54HC74H/3A	RENESAS	获取价格	HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC14
CD54HC74M	ETC	获取价格	Logic IC

与CD54HC74相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

26
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

24
SL74HC10N：高性能三输入与非门解析
2024-09-03

99
AIC1781A 电池充电控制器深度解析
2024-09-03

91

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC74

CD54HC74 数据手册

CD54HC74 替代型号

与CD54HC74相关器件

与CD54HC74相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC74

CD54HC74 数据手册

CD54HC74 替代型号

与CD54HC74相关器件

与CD54HC74相关文章

您还可以找

您在本页遇到什么问题？