5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> CD54HC160F
CD54HC160F PDF预览

CD54HC160F

更新时间： 2024-02-29 06:19:47
品牌 Logo 应用领域
德州仪器 - TI 计数器
页数 文件大小 规格书
14页 240K
描述
BCD SYNCHRONOUS DECADE COUNTERS

阅读下载

中文翻译

获取价格

CD54HC160F 技术参数

生命周期：Obsolete零件包装代码：DIP
包装说明：HERMETIC SEALED, CERAMIC, DIP-16针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.83Is Samacsys：N
计数方向：UP系列：HC/UH
JESD-30 代码：R-GDIP-T16长度：19.56 mm
负载电容（CL）：50 pF负载/预设输入：YES
逻辑集成电路类型：DECADE COUNTER最大频率@ Nom-Sup：20000000 Hz
最大I（ol）：0.004 A工作模式：SYNCHRONOUS
位数：4功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装等效代码：DIP16,.3
封装形状：RECTANGULAR封装形式：IN-LINE
电源：2/6 V传播延迟（tpd）：280 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：Counters最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：4.5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
触发器类型：POSITIVE EDGE宽度：7.62 mm
最小 fmax：24 MHzBase Number Matches：1

CD54HC160F 数据手册

 浏览型号CD54HC160F的Datasheet PDF文件第2页浏览型号CD54HC160F的Datasheet PDF文件第3页浏览型号CD54HC160F的Datasheet PDF文件第4页浏览型号CD54HC160F的Datasheet PDF文件第5页浏览型号CD54HC160F的Datasheet PDF文件第6页浏览型号CD54HC160F的Datasheet PDF文件第7页 
CD54HC160, CD54HC162  
BCD SYNCHRONOUS DECADE COUNTERS  
SCHS301 – JUNE 2000  
CD54HC160, CD54HC162 . . . F PACKAGE  
(TOP VIEW)  
Synchronous Counting and Loading  
Two Count-Enable Inputs for n-Bit  
Cascading  
CLR  
CLK  
A
V
CC  
RCO  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Asynchronous Reset (CD54HC160)  
Synchronous Reset (CD54HC162)  
Q
A
B
Q
B
Look-Ahead Carry for High-Speed Counting  
C
Q
C
Operating Range 2-V to 6-V V  
CC  
D
Q
D
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
ENP  
GND  
ENT  
LOAD  
Packaged in Ceramic (F) DIPs  
description  
These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed  
counting designs. The CD54HC160 and CD54HC162 are BCD decade counters. Synchronous operation is  
provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other  
when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation  
eliminates the output counting spikes that are normally associated with synchronous (ripple-clock) counters.  
A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.  
These counters are fully programmable; that is, they can be preset to any number between 0 and 9. As  
presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs  
to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.  
The clear function for the CD54HC160 is asynchronous. A low level at the clear (CLR) input sets all four of the  
flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.  
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without  
additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO).  
Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a  
high-level pulse while the count is maximum (9 with Q high). This high-level overflow ripple-carry pulse can  
A
be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level  
of CLK.  
These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that  
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of  
the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the  
stable setup and hold times.  
The CD54HC160 and CD54HC162 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix),  
and are characterized for operation over the full military temperature range of –55°C to 125°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

与CD54HC160F相关器件

型号 品牌 获取价格 描述 数据表
CD54HC160F/3 RENESAS

获取价格

 		Decade Counter, HC/UH Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, C
CD54HC160F3A TI

获取价格

 		BCD SYNCHRONOUS DECADE COUNTERS
CD54HC160H RENESAS

获取价格

 		CD54HC160H
CD54HC160H/3 RENESAS

获取价格

 		HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, UUC16
CD54HC160H/3A RENESAS

获取价格

 		Decade Counter, HC/UH Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, C
CD54HC160M ETC

获取价格

 		Logic IC
CD54HC161 TI

获取价格

 		High-Speed CMOS Logic Presettable Counters
CD54HC161E ETC

获取价格

 		Logic IC
CD54HC161EN ETC

获取价格

 		Logic IC
CD54HC161F TI

获取价格

 		High-Speed CMOS Logic Presettable Counters

与CD54HC160F相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证