5秒后页面跳转
捷配首页

Datasheet > CD54ACT103A
CD54ACT103A PDF预览

CD54ACT103A

更新时间： 2024-11-06 00:00:55
品牌 Logo 应用领域
英特矽尔 - INTERSIL 触发器
页数 文件大小 规格书
2页 18K
描述
Dual “J-K” Flip-Flop with Set and Reset

阅读下载

中文翻译

获取价格

CD54ACT103A 数据手册

 浏览型号CD54ACT103A的Datasheet PDF文件第2页 
CD54AC109/3A  
CD54ACT109/3A  
S E M I C O N D U C T O R  
COMPLETE DATA SHEET  
COMING SOON!  
Dual “J-K” Flip-Flop with Set and Reset  
June 1997  
Description  
Functional Diagram  
5
The CD54AC109/3A and CD54ACT109/3A are dual “J-K”  
flip-flops with set and reset that utilize the Harris Advanced  
CMOS Logic technology. These flip-flops have independent  
J, K, Set, Reset and Clock inputs and Q and Q outputs. The  
CD54AC109/3A and CD54ACT109/3A changes state on the  
positive-going transition of the clock. Set and Reset are  
accomplished asynchronously by low-level inputs.  
1S  
2
6
1J  
1Q  
3
FF 1  
7
1K  
1Q  
4
1
1CP  
1R  
The CD54AC109/3A and CD54ACT109/3A are supplied in  
16 lead dual-in-line ceramic packages (F suffix).  
11  
2S  
14  
13  
ACT INPUT LOAD TABLE  
10  
9
2J  
2Q  
2Q  
INPUT  
J, CP, CP  
K
UNIT LOAD (NOTE 1)  
FF 2  
2K  
1
12  
15  
2CP  
2R  
0.53  
0.58  
GND = 8  
CC = 16  
V
S, R  
NOTE:  
1. Unit load is ∆I limit specified in DC Electrical Specifications  
CC  
o
Table, e.g., 2.4mA Max at +25 C.  
Absolute Maximum Ratings  
DC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +6V  
Power Dissipation Per Package, P  
D
CC  
o
o
DC Input Diode Current, I  
T = -55 C to +100 C (Package F) . . . . . . . . . . . . . . . . . . 500mW  
IK  
A
o
o
For V < -0.5V or V > V + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA  
T = +100 C to +125 C (Package F) . . . . . . . . Derate Linearly at  
I
I
CC  
A
o
DC Output Diode Current, I  
8mW/ C to 300mW  
OK  
For V < -0.5V or V > V + 0.5V. . . . . . . . . . . . . . . . . . . . .±50mA Operating Temperature Range, T  
O
O
CC  
A
o
o
DC Output Source or Sink Current, Per Output Pin, I  
Package Type F. . . . . . . . . . . . . . . . . . . . . . . . . .-55 C to +125 C  
O
o
o
For V > -0.5V or V < V + 0.5V. . . . . . . . . . . . . . . . . . . . .±50mA  
Storage Temperature, T  
. . . . . . . . . . . . . . . . . .-65 C to +150 C  
O
O
CC  
STG  
DC V or GND Current, I or I  
Lead Temperature (During Soldering)  
CC  
CC  
GND  
For Up to 4 Outputs Per Device, Add ±25mA For Each  
Additional Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±100mA  
At Distance 1/16in. ± 1/32in. (1.59mm ± 0.79mm)  
From Case For 10s Max . . . . . . . . . . . . . . . . . . . . . . . . . . +265 C  
Unit Inserted Into a PC Board (Min Thickness 1/16in., 1.59mm)  
o
o
With Solder Contacting Lead Tips Only. . . . . . . . . . . . . . . +300 C  
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation  
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.  
Recommended Operating Conditions  
o
o
Supply Voltage Range, V  
Operating Temperature, T . . . . . . . . . . . . . . . . . . .-55 C to +125 C  
CC  
A
Unless Otherwise Specified, All Voltages Referenced to GND  
Input Rise and Fall Slew Rate, dt/dv  
T = Full Package Temperature Range  
CD54AC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V  
CD54ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V  
at 1.5V to 3V (AC Types) . . . . . . . . . . . . . . . . . . . 0ns/V to 50ns/V  
at 3.6V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 20ns/V  
at 4.5V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 10ns/V  
A
DC Input or Output Voltage, V , V . . . . . . . . . . . . . . . . . . 0V to V  
CC  
I
O
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.  
File Number 3885  
Copyright © Harris Corporation 1994  
1
12

中文翻译

下载PDF

与CD54ACT103A相关器件

型号 品牌 获取价格 描述 数据表
CD54ACT109 TI

获取价格

 		DUAL J-K FLIP-FLOP WITH SET RESET
CD54ACT109 INTERSIL

获取价格

 		Dual “J-K” Flip-Flop with Set and Reset
CD54ACT109_08 TI

获取价格

 		DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54ACT109E ETC

获取价格

 		Logic IC
CD54ACT109EN ETC

获取价格

 		Logic IC
CD54ACT109F ETC

获取价格

 		Logic IC
CD54ACT109F3A TI

获取价格

 		DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54ACT109H GE

获取价格

 		J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output
CD54ACT109HX GE

获取价格

 		J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output
CD54ACT109M ETC

获取价格

 		Logic IC

与CD54ACT103A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证