5秒后页面跳转
CD4555BMS PDF预览

CD4555BMS

更新时间: 2024-11-14 14:56:23
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
11页 408K
描述
CMOS Dual Binary to 1 of 4 Decoder/Demultiplexer

CD4555BMS 技术参数

生命周期:Transferred包装说明:,
Reach Compliance Code:compliant风险等级:5.65
逻辑集成电路类型:OTHER DECODER/DRIVERBase Number Matches:1

CD4555BMS 数据手册

 浏览型号CD4555BMS的Datasheet PDF文件第2页浏览型号CD4555BMS的Datasheet PDF文件第3页浏览型号CD4555BMS的Datasheet PDF文件第4页浏览型号CD4555BMS的Datasheet PDF文件第5页浏览型号CD4555BMS的Datasheet PDF文件第6页浏览型号CD4555BMS的Datasheet PDF文件第7页 
DATASHEET  
CD4555BMS, CD4556BMS  
CMOS Dual Binary to 1 of 4Decoder/Demultiplexers  
FN3346  
Rev 0.00  
December 1992  
CD4556BMS  
TOP VIEW  
Features  
Pinouts  
• High Voltage Type (20V Rating)  
E
A
1
2
3
4
5
6
7
8
16 VDD  
• CD4555BMS: Outputs High on Select  
• CD4556BMS: Outputs Low on Select  
• Expandable with Multiple Packages  
• 100% Tested for Quiescent Current at 20V  
• Standardized, Symmetrical Output Characteristics  
15  
14  
13  
E
A
B
B
Q0  
Q1  
Q2  
Q3  
VSS  
1/2 OF DUAL  
1/2 OF DUAL  
12 Q0  
11 Q1  
10 Q2  
• Maximum Input Current of 1A at 18V Over Full Pack-  
age Temperature Range; 100nA at 18V and +25oC  
9
Q3  
• Noise Margin (Over Full Package/Temperature Range)  
- 1V at VDD = 5V  
CD4555BMS  
TOP VIEW  
- 2V at VDD = 10V  
E
A
1
2
3
4
5
6
7
8
16 VDD  
- 2.5V at VDD = 15V  
15  
14  
13  
E
A
B
• 5V, 10V and 15V Parametric Ratings  
B
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
Q0  
Q1  
Q2  
Q3  
VSS  
1/2 OF DUAL  
1/2 OF DUAL  
12 Q0  
11 Q1  
10 Q2  
Applications  
• Decoding  
9
Q3  
• Code Conversion  
• Demultiplexing (Using Enable Input as a Data Input  
• Memory Chip-Enable Selection  
• Function Selection  
Functional Diagrams  
VDD  
16  
4
2
Q0  
A
3
5
6
7
Q1  
Q2  
Q3  
B
E
1
Description  
CD4555BMS and CD4556BMS are dual one-of-four decod-  
ers/demultiplexers. Each decoder has two select inputs (A  
and B), an Enable input (E), and four mutually exclusive out-  
puts. On the CD4555BMS the outputs are high on select; on  
the CD4556BMS the outputs are low on select.  
12  
11  
10  
9
Q0  
Q1  
Q2  
Q3  
14  
A
13  
B
15  
E
8
VSS  
When the Enable input is high, the outputs of the  
CD4555BMS remain low and the outputs of the  
CD4556BMS remain high regardless of the state of the  
select inputs A and B. The CD4555BMS and CD4556BMS  
are similar to types MC14555 and MC14556, respectively.  
CD4555BMS  
VDD  
16  
4
5
6
7
2
3
1
Q0  
Q1  
Q2  
Q3  
A
B
E
The CD4555BMS and CD4556BMS are supplied in these  
16-lead outline packages:  
12  
11  
10  
9
Q0  
Q1  
Q2  
Q3  
14  
13  
15  
A
B
E
Braze Seal DIP  
Frit Seal DIP  
Ceramic Flatpack  
*CD4555B Only  
*H46  
H1E  
H6W  
†H4T  
8
VSS  
†CD4556B Only  
CD4556BMS  
FN3346 Rev 0.00  
December 1992  
Page 1 of 11  

与CD4555BMS相关器件

型号 品牌 获取价格 描述 数据表
CD4555BMT TI

获取价格

CMOS DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS
CD4555BMTE4 TI

获取价格

CMOS Dual Binary to 1 of 4 Decoder/Demultiplexers
CD4555BMTG4 TI

获取价格

CMOS Dual Binary to 1 of 4 Decoder/Demultiplexers
CD4555BNSR TI

获取价格

CMOS DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS
CD4555BNSRE4 TI

获取价格

CMOS Dual Binary to 1 of 4 Decoder/Demultiplexers
CD4555BNSRG4 TI

获取价格

CMOS Dual Binary to 1 of 4 Decoder/Demultiplexers
CD4555BPW TI

获取价格

CMOS DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS
CD4555BPWE4 TI

获取价格

CMOS Dual Binary to 1 of 4 Decoder/Demultiplexers
CD4555BPWG4 TI

获取价格

CMOS Dual Binary to 1 of 4 Decoder/Demultiplexers
CD4555BPWR TI

获取价格

CMOS DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS