5秒后页面跳转
CD4071BCCW PDF预览

CD4071BCCW

更新时间: 2024-11-04 13:06:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD
页数 文件大小 规格书
7页 98K
描述
OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, WAFER

CD4071BCCW 技术参数

生命周期:Obsolete零件包装代码:WAFER
包装说明:DIE,Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.59
系列:4000/14000/40000JESD-30 代码:X-XUUC-N14
逻辑集成电路类型:OR GATE功能数量:4
输入次数:2端子数量:14
封装主体材料:UNSPECIFIED封装代码:DIE
封装形状:UNSPECIFIED封装形式:UNCASED CHIP
传播延迟(tpd):250 ns认证状态:Not Qualified
最大供电电压 (Vsup):15 V最小供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
端子形式:NO LEAD端子位置:UPPER
Base Number Matches:1

CD4071BCCW 数据手册

 浏览型号CD4071BCCW的Datasheet PDF文件第2页浏览型号CD4071BCCW的Datasheet PDF文件第3页浏览型号CD4071BCCW的Datasheet PDF文件第4页浏览型号CD4071BCCW的Datasheet PDF文件第5页浏览型号CD4071BCCW的Datasheet PDF文件第6页浏览型号CD4071BCCW的Datasheet PDF文件第7页 
October 1987  
Revised January 1999  
CD4071BC • CD4081BC  
Quad 2-Input OR Buffered B Series Gate •  
Quad 2-Input AND Buffered B Series Gate  
General Description  
Features  
Low power TTL compatibility:  
The CD4071BC and CD4081BC quad gates are monolithic  
complementary MOS (CMOS) integrated circuits con-  
structed with N- and P-channel enhancement mode tran-  
sistors. They have equal source and sink current  
capabilities and conform to standard B series output drive.  
The devices also have buffered outputs which improve  
transfer characteristics by providing very high gain.  
Fan out of 2 driving 74L or 1 driving 74LS  
5V–10V–15V parametric ratings  
Symmetrical output characteristics  
Maximum input leakage 1 µA at 15V over full  
temperature range  
All inputs protected against static discharge with diodes to  
VDD and VSS  
.
Ordering Code:  
Order Number Package Number  
Package Description  
CD4071BCM  
CD4071BCN  
CD4081BCM  
CD4081BCN  
M14A  
N14A  
M14A  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
Devices are also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagrams  
Pin Assignments for DIP and SOIC  
CD4071B  
CD4081B  
Top View  
Top View  
© 1999 Fairchild Semiconductor Corporation  
DS005977.prf  
www.fairchildsemi.com  

与CD4071BCCW相关器件

型号 品牌 获取价格 描述 数据表
CD4071BCJ NSC

获取价格

Quad 2-Input OR, AND Buffered B Series Gate
CD4071BCJ/A+ ETC

获取价格

Quad 2-input OR Gate
CD4071BCM FAIRCHILD

获取价格

Quad 2-Input OR Buffered B Series Gate . Quad 2-Input AND Buffered B Series Gate
CD4071BCM/A+ ETC

获取价格

Quad 2-input OR Gate
CD4071BCMX ETC

获取价格

LOGIC GATE|QUAD 2-INPUT OR|CMOS|SOP|14PIN|PLASTIC
CD4071BCN FAIRCHILD

获取价格

Quad 2-Input OR Buffered B Series Gate . Quad 2-Input AND Buffered B Series Gate
CD4071BCN NSC

获取价格

Quad 2-Input OR, AND Buffered B Series Gate
CD4071BCN/A+ ETC

获取价格

Quad 2-input OR Gate
CD4071BCN/B+ ETC

获取价格

Quad 2-input OR Gate
CD4071BCN_NL FAIRCHILD

获取价格

暂无描述