5秒后页面跳转
捷配首页

Datasheet > CD4051BF
CD4051BF PDF预览

CD4051BF

更新时间： 2024-02-16 03:37:01
品牌 Logo 应用领域
哈里斯 - HARRIS 解复用器
页数 文件大小 规格书
15页 146K
描述
CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion

阅读下载

中文翻译

获取价格

CD4051BF 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5Is Samacsys：N
模拟集成电路 - 其他类型：SINGLE-ENDED MULTIPLEXERJESD-30 代码：R-GDIP-T16
JESD-609代码：e0标称负供电电压 (Vsup)：-5 V
信道数量：8功能数量：1
端子数量：16通态电阻匹配规范：15 Ω
最大通态电阻 (Ron)：1050 Ω最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装等效代码：DIP16,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5/15 V
认证状态：Not Qualified最大信号电流：0.01 A
子类别：Multiplexer or Switches最大供电电流 (Isup)：0.6 mA
标称供电电压 (Vsup)：5 V表面贴装：NO
最长断开时间：450 ns最长接通时间：450 ns
切换：BREAK-BEFORE-MAKE技术：CMOS
温度等级：MILITARY端子面层：Tin/Lead (Sn/Pb)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
Base Number Matches：1

CD4051BF 数据手册

 浏览型号CD4051BF的Datasheet PDF文件第2页浏览型号CD4051BF的Datasheet PDF文件第3页浏览型号CD4051BF的Datasheet PDF文件第4页浏览型号CD4051BF的Datasheet PDF文件第5页浏览型号CD4051BF的Datasheet PDF文件第6页浏览型号CD4051BF的Datasheet PDF文件第7页 
CD4051B, CD4052B, CD4053B  
Semiconductor  
August 1998  
File Number 902.2  
CMOS Analog Multiplexers/Demultiplexers  
with Logic Level Conversion  
Features  
• Wide Range of Digital and Analog Signal Levels  
- Digital . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 20V  
The CD4051B, CD4052B, and CD4053B analog multiplexers  
are digitally-controlled analog switches having low ON  
impedance and very low OFF leakage current. Control of  
- Analog. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ≤20V  
P-P  
• Low ON Resistance, 125Ω (Typ) Over 15V  
Signal Input  
P-P  
analog signals up to 20V  
can be achieved by digital  
Range for V -V = 18V  
P-P  
signal amplitudes of 4.5V to 20V (if V -V  
DD EE  
= 3V, a  
DD SS  
• High OFF Resistance, Channel Leakage of ±100pA (Typ)  
V
-V of up to 13V can be controlled; for V -V  
DD EE  
DD DD  
of at least 4.5V is  
at V -V = 18V  
DD EE  
level differences above 13V, a V -V  
DD DD  
• Logic-Level Conversion for Digital Addressing Signals of  
required). For example, if V  
= +4.5V, V  
= 0V, and  
DD  
DD  
= -13.5V, analog signals from -13.5V to +4.5V can be  
3V to 20V (V -V = 3V to 20V) to Switch Analog  
V
DD SS  
DD  
Signals to 20V  
(V -V = 20V)  
P-P DD EE  
controlled by digital inputs of 0V to 5V. These multiplexer  
circuits dissipate extremely low quiescent power over the  
• Matched Switch Characteristics, r  
ON  
= 5Ω (Typ) for  
full V -V  
DD DD  
and V -V supply-voltage ranges,  
DD DD  
V
-V = 15V  
DD EE  
independent of the logic state of the control signals. When  
a logic “1” is present at the inhibit input terminal, all  
channels are off.  
• Very Low Quiescent Power Dissipation Under All Digital-  
Control Input and Supply Conditions, 0.2µW (Typ) at  
V
-V = V -V = 10V  
DD SS DD EE  
The CD4051B is a single 8-Channel multiplexer having three  
binary control inputs, A, B, and C, and an inhibit input. The  
three binary signals select 1 of 8 channels to be turned on,  
and connect one of the 8 inputs to the output.  
• Binary Address Decoding on Chip  
• 5V, 10V and 15V Parametric Ratings  
• 10% Tested for Quiescent Current at 20V  
The CD4052B is a differential 4-Channel multiplexer having  
two binary control inputs, A and B, and an inhibit input. The  
two binary input signals select 1 of 4 pairs of channels to be  
turned on and connect the analog inputs to the outputs.  
• Maximum Input Current of 1µA at 18V Over Full Package  
Temperature Range, 100nA at 18V and 25 C  
o
• Break-Before-Make Switching Eliminates Channel  
Overlap  
The CD4053B is a triple 2-Channel multiplexer having three  
separate digital control inputs, A, B, and C, and an inhibit  
input. Each control input selects one of a pair of channels  
which are connected in a single-pole, double-throw  
configuration.  
Applications  
• Analog and Digital Multiplexing and Demultiplexing  
• A/D and D/A Conversion  
• Signal Gating  
When these devices are used as demultiplexers, the  
“CHANNEL IN/OUT” terminals are the outputs and the  
“COMMON OUT/IN” terminals are the inputs.  
Ordering Information  
TEMP.  
RANGE ( C)  
PKG.  
NO.  
o
PART NUMBER  
PACKAGE  
CD4051BF, CD4052BF,  
CD4053BF  
-55 to 125 16 Ld CERDIP F16.3  
CD4051BE, CD4052BE,  
CD4053BE  
-55 to 125 16 Ld PDIP  
-55 to 125 16 Ld SOIC  
E16.3  
CD4051BM, CD4052BM,  
CD4053BM  
M16.15  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Copyright © Harris Corporation 1998  
1
1234567...15

中文翻译

下载PDF

与CD4051BF相关器件

型号 品牌 获取价格 描述 数据表
CD4051BF3A TI

获取价格

 		CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4051BF3A RENESAS

获取价格

 		IC,ANALOG MUX,SINGLE,8-CHANNEL,CMOS,DIP,16PIN,CERAMIC
CD4051BF3A ROCHESTER

获取价格

 		Single-Ended Multiplexer, 1 Func, 8 Channel, CMOS, CDIP16, PACKAGE-16
CD4051BF3AS2283 TI

获取价格

 		CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4051BFMSR RENESAS

获取价格

 		CD4051BFMSR
CD4051BFX RENESAS

获取价格

 		CD4051BFX
CD4051BK3 RENESAS

获取价格

 		IC,ANALOG MUX,SINGLE,8-CHANNEL,CMOS,FP,16PIN,CERAMIC
CD4051BKMSR ETC

获取价格

 		8-Channel Analog Multiplexer
CD4051BM TI

获取价格

 		CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion
CD4051BM NSC

获取价格

 		Single 8(4/2)-Channel Analog Multiplexer/Demultiplexer

与CD4051BF相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证