5秒后页面跳转
CD4050 PDF预览

CD4050

更新时间: 2024-01-26 14:09:30
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
7页 66K
描述
Hex Inverting Buffer . Hex Non-Inverting Buffer

CD4050 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.09系列:4000/14000/40000
JESD-30 代码:R-PDSO-G16长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:BUFFER
功能数量:6输入次数:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL电源:5/15 V
Prop。Delay @ Nom-Sup:140 ns传播延迟(tpd):140 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.75 mm子类别:Gates
最大供电电压 (Vsup):15 V最小供电电压 (Vsup):5 V
标称供电电压 (Vsup):10 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.9 mm
Base Number Matches:1

CD4050 数据手册

 浏览型号CD4050的Datasheet PDF文件第2页浏览型号CD4050的Datasheet PDF文件第3页浏览型号CD4050的Datasheet PDF文件第4页浏览型号CD4050的Datasheet PDF文件第5页浏览型号CD4050的Datasheet PDF文件第6页浏览型号CD4050的Datasheet PDF文件第7页 
October 1987  
Revised January 1999  
CD4049UBC • CD4050BC  
Hex Inverting Buffer •  
Hex Non-Inverting Buffer  
General Description  
Features  
Wide supply voltage range: 3.0V to 15V  
The CD4049UBC and CD4050BC hex buffers are mono-  
lithic complementary MOS (CMOS) integrated circuits con-  
structed with N- and P-channel enhancement mode  
transistors. These devices feature logic level conversion  
using only one supply voltage (VDD). The input signal high  
Direct drive to 2 TTL loads at 5.0V over full temperature  
range  
High source and sink current capability  
Special input protection permits input voltages greater  
than VDD  
level (VIH) can exceed the VDD supply voltage when these  
devices are used for logic level conversions. These  
devices are intended for use as hex buffers, CMOS to DTL/  
TTL converters, or as CMOS current drivers, and at VDD  
Applications  
=
5.0V, they can drive directly two DTL/TTL loads over the  
full operating temperature range.  
CMOS hex inverter/buffer  
CMOS to DTL/TTL hex converter  
CMOS current “sink” or “source” driver  
CMOS HIGH-to-LOW logic level converter  
Ordering Code:  
Order Number  
CD4049UBCM  
CD4049UBCN  
CD4050BCM  
Package Number  
M16A  
Package Description  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
N16E  
M16A  
CD4050BCN  
N16E  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagrams  
Pin Assignments for DIP  
CD4049UBC  
CD4050BC  
Top View  
Top View  
© 1999 Fairchild Semiconductor Corporation  
DS005971.prf  
www.fairchildsemi.com  

与CD4050相关器件

型号 品牌 获取价格 描述 数据表
CD4050AD RENESAS

获取价格

IC,LOGIC GATE,HEX BUFFER,CMOS,DIP,16PIN,CERAMIC
CD4050AD3 RENESAS

获取价格

Buffer, 4000/14000/40000 Series, 6-Func, 1-Input, CMOS, CDIP16
CD4050AE ETC

获取价格

Interface IC
CD4050AF ETC

获取价格

Interface IC
CD4050AF/3 ETC

获取价格

Interface IC
CD4050AF3 TI

获取价格

4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, CDIP16, HERMETIC SEALED, CERAMIC, DI
CD4050AF3A TI

获取价格

4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, CDIP16, HERMETIC SEALED, CERAMIC, DI
CD4050AFB RENESAS

获取价格

暂无描述
CD4050AH ETC

获取价格

Interface IC
CD4050AKB RENESAS

获取价格

IC,LOGIC GATE,HEX BUFFER,CMOS,FP,16PIN,CERAMIC