5秒后页面跳转
CD4028BMS PDF预览

CD4028BMS

更新时间: 2024-09-24 14:57:55
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
10页 412K
描述
CMOS BCD-To-Decimal Decoder

CD4028BMS 技术参数

生命周期:Transferred包装说明:,
Reach Compliance Code:compliant风险等级:5.57
逻辑集成电路类型:DECIMAL DECODER/DRIVERBase Number Matches:1

CD4028BMS 数据手册

 浏览型号CD4028BMS的Datasheet PDF文件第2页浏览型号CD4028BMS的Datasheet PDF文件第3页浏览型号CD4028BMS的Datasheet PDF文件第4页浏览型号CD4028BMS的Datasheet PDF文件第5页浏览型号CD4028BMS的Datasheet PDF文件第6页浏览型号CD4028BMS的Datasheet PDF文件第7页 
DATASHEET  
CD4028BMS  
CMOS BCD-To-Decimal Decoder  
FN3303  
Rev 0.00  
December 1992  
Features  
Pinout  
CD4028BMS  
TOP VIEW  
• High Voltage Type (20V Rating)  
• BCD-to-Decimal Decoding or Binary-to-Octal Decoding  
• High Decoded Output Drive Capability  
4
1
2
3
4
5
6
7
8
16 VDD  
15 3  
• “Positive Logic” Inputs and Outputs - Decoded Out-  
puts Go High On Selection  
2
0
14 1  
• Medium-Speed Operation  
7
9
13 B  
12 C  
- tPHL, tPLH = 80ns (typ) at VDD = 10V  
• Standardized Symmetrical Output Characteristics  
• 100% Tested For Quiescent Current at 20V  
5
11  
D
10 A  
6
9
8
VSS  
• Maximum Input Current of 1A at 18V Over Full  
Package-Temperature Range;  
- 100nA at 18V and +25oC  
• Noise Margin (Over Full Package Temperature Range):  
- 1V at VDD = 5V  
Functional Diagram  
- 2V at VDD = 10V  
V
DD  
- 2.5V at VDD = 15V  
BUFFERED  
16  
3-BIT  
BINARY  
INPUTS  
OCTAL  
3
14  
2
0
1
2
3
4
5
6
7
8
9
DECODED  
OUTPUTS  
(1 OF 8)  
• 5V, 10V and 15V Parametric Ratings  
10  
13  
12  
11  
A
B
C
D
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
15  
1
BCD  
INPUTS  
BUFFERED  
DECIMAL  
DECODED  
OUTPUTS  
(1 OF 10)  
6
7
Applications  
4
• Code Conversion  
9
5
• Indication-Tube Decoder  
• Address Decoding - Memory Selection Control  
8
V
SS  
Description  
CD4028BMS types are BCD-to-decimal or binary-to-octal  
decoders consisting of buffering on all 4 inputs, decoding  
logic gates, and 10 output buffers. A BCD code applied to  
the four inputs, A to D, results in a high level at the selected  
one of 10 decimal decoded outputs. Similarly, a 3-bit binary  
code applied to inputs A through C is decoded in octal code  
at output 0 to 7 if D = “0”. High drive capability is provided at  
all outputs to enhance dc and dynamic performance in high  
fan-out applications.  
The CD4028BMS is supplied in these 16-lead outline pack-  
ages:  
Braze Seal DIP  
Frit Seal DIP  
H4S  
H1E  
Ceramic Flatpack H3X  
FN3303 Rev 0.00  
December 1992  
Page 1 of 10  

与CD4028BMS相关器件

型号 品牌 获取价格 描述 数据表
CD4028BMT TI

获取价格

BCD-TO-CECIMAL DECODER
CD4028BMTE4 TI

获取价格

BCD-to-Decimal Decoder
CD4028BMTE4 ROCHESTER

获取价格

Decimal Decoder/Driver, 4000/14000/40000 Series, True Output, CMOS, PDSO16, GREEN, PLASTIC
CD4028BMTG4 TI

获取价格

BCD-to-Decimal Decoder
CD4028BMTG4 ROCHESTER

获取价格

Decimal Decoder/Driver, 4000/14000/40000 Series, True Output, CMOS, PDSO16, GREEN, PLASTIC
CD4028BMW ETC

获取价格

BCD-To-Decimal Decoder
CD4028BMW/883 FAIRCHILD

获取价格

Decimal Decoder/Driver, CMOS, CDFP16,
CD4028BMW-MIL NSC

获取价格

暂无描述
CD4028BMW-MIL TI

获取价格

暂无描述
CD4028BNSR TI

获取价格

BCD-TO-CECIMAL DECODER