是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
零件包装代码: | DIP | 包装说明: | DIP, DIP16,.3 |
针数: | 16 | Reach Compliance Code: | not_compliant |
风险等级: | 5.65 | JESD-30 代码: | R-XDIP-T16 |
JESD-609代码: | e0 | 负载电容(CL): | 15 pF |
逻辑集成电路类型: | J-K FLIP-FLOP | 最大频率@ Nom-Sup: | 1500000 Hz |
最大I(ol): | 0.00065 A | 功能数量: | 2 |
端子数量: | 16 | 最高工作温度: | 125 °C |
最低工作温度: | -55 °C | 封装主体材料: | CERAMIC |
封装代码: | DIP | 封装等效代码: | DIP16,.3 |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
电源: | 5/15 V | 认证状态: | Not Qualified |
筛选级别: | 38535Q/M;38534H;883B | 子类别: | FF/Latches |
表面贴装: | NO | 技术: | CMOS |
温度等级: | MILITARY | 端子面层: | Tin/Lead (Sn/Pb) |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | 触发器类型: | MASTER-SLAVE |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
CD4027AH | ETC |
获取价格 |
Logic IC | |
CD4027AK3 | ROCHESTER |
获取价格 |
J-K Flip-Flop, 4000/14000/40000 Series, 2-Func, Positive Edge Triggered, 2-Bit, Complement | |
CD4027B | TI |
获取价格 |
CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP | |
CD4027B_07 | TI |
获取价格 |
CMOS Dual J-K Master-Slave Flip-Flop | |
CD4027BC | NSC |
获取价格 |
Dual J-K Master/Slave Flip-Flop with Set and Reset | |
CD4027BCJ | TI |
获取价格 |
4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, | |
CD4027BCJ/A+ | ETC |
获取价格 |
J-K-Type Flip-Flop | |
CD4027BCM | FAIRCHILD |
获取价格 |
Dual J-K Master/Slave Flip-Flop with Set and Reset | |
CD4027BCM | TI |
获取价格 |
4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, | |
CD4027BCM/A+ | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,CMOS,SOP,16PIN,PLASTIC |