5秒后页面跳转
CD4025BMS PDF预览

CD4025BMS

更新时间: 2024-11-05 22:54:19
品牌 Logo 应用领域
英特矽尔 - INTERSIL
页数 文件大小 规格书
9页 146K
描述
CMOS NOR Gate

CD4025BMS 数据手册

 浏览型号CD4025BMS的Datasheet PDF文件第2页浏览型号CD4025BMS的Datasheet PDF文件第3页浏览型号CD4025BMS的Datasheet PDF文件第4页浏览型号CD4025BMS的Datasheet PDF文件第5页浏览型号CD4025BMS的Datasheet PDF文件第6页浏览型号CD4025BMS的Datasheet PDF文件第7页 
CD4000BMS, CD4001BMS  
CD4002BMS, CD4025BMS  
CMOS NOR Gate  
November 1994  
Features  
Pinouts  
CD4000BMS  
TOP VIEW  
• High-Voltage Types (20V Rating)  
• Propagation Delay Time = 60ns (typ.) at CL = 50pF,  
VDD = 10V  
NC  
1
2
3
4
5
6
7
14 VDD  
NC  
13  
12  
11  
F
E
D
• Buffered Inputs and Outputs  
A
• Standard Symmetrical Output Characteristics  
• 100% Tested for Maximum Quiescent Current at 20V  
• 5V, 10V and 15V Parametric Ratings  
B
C
H = A + B + C  
VSS  
10 K = D + E + F  
9
8
L = G  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
age-Temperature Range; 100nA at 18V and +25oC  
G
NC = NO CONNECTION  
• Noise Margin (Over Full Package Temperature Range):  
- 1V at VDD = 5V  
CD4001BMS  
TOP VIEW  
- 2V at VDD = 10V  
A
1
2
3
4
5
6
7
14 VDD  
- 2.5V at VDD = 15V  
B
J = A + B  
K = C + D  
C
13  
12  
H
G
• Meets All Requirements of JEDEC Tentative Stan-  
dards No. 13B, “Standard Specifications for Descrip-  
tion of “B” Series CMOS Device’s  
11 M = G + H  
10 L = E + F  
Description  
D
9
8
F
E
CD4000BMS - Dual 3 Plus Inverter  
CD4001BMS - Quad 2 Input  
CD4002BMS - Dual 4 Input  
CD4025BMS - Triple 3 Input  
VSS  
NC = NO CONNECTION  
CD4002BMS  
TOP VIEW  
CD4000BMS,  
CD4001BMS,  
CD4002BMS,  
and  
J = A + B + C + D  
1
2
3
4
5
6
7
14 VDD  
CD4025BMS NOR gates provide the system designer with  
direct implementation of the NOR function and supplement  
the existing family of CMOS gates. All inputs and outputs are  
buffered.  
A
B
13 K = E + F + G + H  
12  
11  
10  
9
H
C
G
F
The CD4000BMS, CD4001BMS, CD4002BMS and the  
CD4025BMS is supplied in these 14 lead outline packages:  
D
NC  
VSS  
E
CD4000B CD4001B CD4002B CD4025B  
8
NC  
NC = NO CONNECTION  
H4X  
H1B  
H3W  
H4Q  
H1B  
H3W  
H4Q  
H1B  
H3W  
H4Q  
H1B  
H3W  
Braze Seal DIP  
Frit Seal DIP  
CD4025BMS  
TOP VIEW  
Ceramic Flatpack  
A
1
2
3
4
5
6
7
14 VDD  
B
13  
12  
11  
G
H
I
D
E
F
K = D + E + F  
VSS  
10 L = G + H + I  
9
8
J = A + B + C  
C
NC = NO CONNECTION  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3289  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-649  

与CD4025BMS相关器件

型号 品牌 获取价格 描述 数据表
CD4025BMT TI

获取价格

CMOS NOR Gates
CD4025BMTE4 TI

获取价格

CMOS NOR Gates
CD4025BMTG4 TI

获取价格

CMOS NOR Gates
CD4025BMW NSC

获取价格

IC 4000/14000/40000 SERIES, TRIPLE 3-INPUT NOR GATE, CDFP14, CERAMIC, FP-14, Gate
CD4025BMW TI

获取价格

4000/14000/40000 SERIES, TRIPLE 3-INPUT NOR GATE, CDFP14, CERAMIC, FP-14
CD4025BMW/883 ROCHESTER

获取价格

NOR Gate, 4000/14000/40000 Series, 3-Func, 3-Input, CMOS, CDFP14, CERPACK-14
CD4025BMW/883 TI

获取价格

4000/14000/40000 SERIES, TRIPLE 3-INPUT NOR GATE, CDFP14, CERPACK-14
CD4025BMW/883C NSC

获取价格

IC,LOGIC GATE,3 3-INPUT NOR,CMOS,FP,14PIN,CERAMIC
CD4025BMW-MIL NSC

获取价格

IC,LOGIC GATE,3 3-INPUT NOR,CMOS,FP,14PIN,CERAMIC
CD4025BNSR TI

获取价格

CMOS NOR Gates