Datasheet > 逻辑 > 栅极> CD4019BC

CD4019BC

更新时间： 2024-11-02 22:56:43

品牌	Logo	应用领域
美国国家半导体 - NSC		栅
页数	文件大小	规格书
4页	110K
描述
Quad AND-OR Select Gate

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD4019BC 数据手册

February 1988

CD4019BM/CD4019BC Quad AND-OR Select Gate

Features

General Description

Wide supply voltage range

3.0V to 15V

0.45 V (typ.)

The CD4019BM/CD4019BC is a complementary MOS quad

AND-OR select gate. Low power and high noise margin

over a wide voltage range is possible through implementa-

tion of N- and P-channel enhancement mode transistors.

These complementary MOS (CMOS) transistors provide the

building blocks for the 4 ‘‘AND-OR select’’ gate configura-

tions, each consisting of two 2-input AND gates driving a

single 2-input OR gate. Selection is accomplished by control

High noise immunity

Low power TTL

compatibility

Fan out of 2 driving 74L

or 1 driving 74LS

Applications

AND-OR select gating

Shift-right/shift-left registers

bits K and K . All inputs are protected against static dis-

charge damage.

True/complement selection

AND/OR/EXCLUSIVE-OR selection

Connection and Schematic Diagrams

Dual-In-Line Package

Order Number CD4019B

TL/F/5952–1

Top View

TL/F/5952–2

Schematic diagram for 1 of 4 identical stages

1995 National Semiconductor Corporation

TL/F/5952

RRD-B30M105/Printed in U. S. A.

12 3 4

中文翻译

下载PDF

与CD4019BC相关器件

型号	品牌	获取价格	描述	数据表
CD4019BCJ	ETC	获取价格	Quad 2-input OR Gate
CD4019BCJ/A+	ETC	获取价格	Quad 2-input OR Gate
CD4019BCM	FAIRCHILD	获取价格	Quad AND-OR Select Gate
CD4019BCM/A+	ETC	获取价格	Quad 2-input OR Gate
CD4019BCMX	FAIRCHILD	获取价格	Quad 2-input OR Gate
CD4019BCN	FAIRCHILD	获取价格	Quad AND-OR Select Gate
CD4019BCN/A+	ETC	获取价格	Quad 2-input OR Gate
CD4019BCN/B+	ETC	获取价格	Quad 2-input OR Gate
CD4019BCSJ	FAIRCHILD	获取价格	Quad AND-OR Select Gate
CD4019BCSJX	FAIRCHILD	获取价格	Quad 2-input OR Gate