5秒后页面跳转
CD4013 PDF预览

CD4013

更新时间: 2024-09-25 11:55:03
品牌 Logo 应用领域
英特矽尔 - INTERSIL 触发器
页数 文件大小 规格书
9页 77K
描述
CMOS Dual ‘D’-Type Flip-Flop

CD4013 数据手册

 浏览型号CD4013的Datasheet PDF文件第2页浏览型号CD4013的Datasheet PDF文件第3页浏览型号CD4013的Datasheet PDF文件第4页浏览型号CD4013的Datasheet PDF文件第5页浏览型号CD4013的Datasheet PDF文件第6页浏览型号CD4013的Datasheet PDF文件第7页 
CD4013BMS  
CMOS Dual ‘D’-Type Flip-Flop  
December 1992  
Features  
Pinout  
• High-Voltage Type (20V Rating)  
• Set-Reset Capability  
Q1  
Q1  
1
2
3
4
5
6
7
14 VDD  
13 Q2  
• Static Flip-Flop Operation - Retains State Indefinitely  
With Clock Level Either “High” Or “Low”  
CLOCK 1  
RESET 1  
D1  
12 Q2  
11 CLOCK 2  
10 RESET 2  
• Medium-Speed Operation - 16 MHz (typ.) Clock Toggle  
Rate at 10V  
SET 1  
VSS  
9
8
D2  
• Standardized Symmetrical Output Characteristics  
• 100% Tested for Quiescent Current at 20V  
SET 2  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
age Temperature Range; 100nA at 18V and +25oC  
• Noise Margin (Over Full Package Temperature Range):  
- 1V at VDD = 5V  
Functional Diagram  
VDD  
- 2V at VDD = 10V  
- 2.5V at VDD = 15V  
14  
• 5V, 10V and 15V Parametric Ratings  
6
SET 1  
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
5
2
D1  
Q1  
Q1  
F/F1  
F/F2  
3
1
CLOCK 1  
Applications  
• Registers  
4
RESET 1  
8
SET 2  
• Counters  
9
12  
13  
Q2  
Q2  
D2  
11  
• Control Circuits  
CLOCK 2  
10  
Description  
RESET 2  
CD4013BMS consists of two identical, independent data  
type flip-flops. Each flip-flop has independent data, set,  
reset, and clock inputs and Q and Q outputs. These devices  
can be used for shift register applications, and, by  
connecting Q output to the data input, for counter and toggle  
applications. The logic level present at the D input is  
transferred to the Q output during the positive going  
transition of the clock pulse. Setting or resetting is  
independent of the clock and is accomplished by a high level  
on the set or reset line, respectively.  
7
VSS  
The CD4013BMS is supplied in these 14 lead outline pack-  
ages:  
Braze Seal DIP  
Frit Seal DIP  
H4Q  
H1B  
Ceramic Flatpack H3W  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3080  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-62  

与CD4013相关器件

型号 品牌 获取价格 描述 数据表
CD4013AD ETC

获取价格

Logic IC
CD4013AE ETC

获取价格

Logic IC
CD4013AF ETC

获取价格

Logic IC
CD4013AFB ROCHESTER

获取价格

4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, C
CD4013AH ETC

获取价格

Logic IC
CD4013B TI

获取价格

CMOS DUAL D-TYPE FLIP-FLOP
CD4013BC FAIRCHILD

获取价格

Dual D-Type Flip-Flop
CD4013BC_02 FAIRCHILD

获取价格

Dual D-Type Flip-Flop
CD4013BCJ NSC

获取价格

Dual D Flip-Flop
CD4013BCJ TI

获取价格

4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, C