5秒后页面跳转
CAT28F001P-12TT PDF预览

CAT28F001P-12TT

更新时间: 2024-11-19 02:50:47
品牌 Logo 应用领域
CATALYST 闪存
页数 文件大小 规格书
18页 456K
描述
1 Megabit CMOS Boot Block Flash Memory

CAT28F001P-12TT 数据手册

 浏览型号CAT28F001P-12TT的Datasheet PDF文件第2页浏览型号CAT28F001P-12TT的Datasheet PDF文件第3页浏览型号CAT28F001P-12TT的Datasheet PDF文件第4页浏览型号CAT28F001P-12TT的Datasheet PDF文件第5页浏览型号CAT28F001P-12TT的Datasheet PDF文件第6页浏览型号CAT28F001P-12TT的Datasheet PDF文件第7页 
E
CAT28F001  
Licensed Intel  
second source  
1 Megabit CMOS Boot Block Flash Memory  
TM  
FEATURES  
I Deep Powerdown Mode  
I Fast Read Access Time: 90/120 ns  
I On-Chip Address and Data Latches  
I Blocked Architecture  
— 0.05 µA ICC Typical  
— 0.8 µA IPP Typical  
I Hardware Data Protection  
I Electronic Signature  
— One 8 KB Boot Block w/ Lock Out  
• Top or Bottom Locations  
I 100,000 Program/Erase Cycles and 10 Year  
Data Retention  
— Two 4 KB Parameter Blocks  
— One 112 KB Main Block  
I JEDEC Standard Pinouts:  
— 32 pin DIP  
I Low Power CMOS Operation  
I 12.0V 5% Programming and Erase Voltage  
I Automated Program & Erase Algorithms  
I High Speed Programming  
— 32 pin PLCC  
— 32 pin TSOP  
I Reset/Deep Power Down Mode  
I "Green" Package Options Available  
I Commercial, Industrial and Automotive  
Temperature Ranges  
DESCRIPTION  
The CAT28F001 is a high speed 128K X 8 bit electrically  
erasable and reprogrammable Flash memory ideally  
suited for applications requiring in-system or after sale  
code updates.  
The CAT28F001 is designed with a signature mode  
whichallowstheusertoidentifytheICmanufacturerand  
device type. The CAT28F001 is also designed with on-  
ChipAddressLatches, DataLatches, Programmingand  
Erase Algorithms.  
The CAT28F001 has a blocked architecture with one 8  
KB Boot Block, two 4 KB Parameter Blocks and one 112  
KB Main Block. The Boot Block section can be at the top  
orbottomofthememorymapandincludesareprogram-  
ming write lock out feature to guarantee data integrity. It  
is designed to contain secure code which will bring up  
the system minimally and download code to other loca-  
tions of CAT28F001.  
The CAT28F001 is manufactured using Catalyst’s ad-  
vanced CMOS floating gate technology. It is designed  
to endure 100,000 program/erase cycles and has a data  
retention of 10 years. The device is available in JEDEC  
approved 32-pin plastic DIP, PLCC or TSOP packages.  
BLOCK DIAGRAM  
I/O –I/O  
0
7
ADDRESS  
COUNTER  
I/O BUFFERS  
WRITE STATE  
MACHINE  
ERASE VOLTAGE  
SWITCH  
STATUS  
RP  
REGISTER  
WE  
DATA  
LATCH  
SENSE  
AMP  
COMMAND  
REGISTER  
PROGRAM VOLTAGE  
SWITCH  
CE, OE LOGIC  
CE  
OE  
Y-GATING  
Y-DECODER  
A –A  
0
16  
8K-BYTE BOOT BLOCK  
4K-BYTE PARAMETER BLOCK  
4K-BYTE PARAMETER BLOCK  
112K-BYTE MAIN BLOCK  
X-DECODER  
VOLTAGE VERIFY  
SWITCH  
© 2005 by Catalyst Semiconductor, Inc.  
Characteristics subject to change without notice  
Doc. No. 1078, Rev. I  
1

与CAT28F001P-12TT相关器件

型号 品牌 获取价格 描述 数据表
CAT28F001P-15 CATALYST

获取价格

128KX8 FLASH 12V PROM, 150ns, PDIP32, 0.600 INCH, PLASTIC, DIP-32
CAT28F001P-15B ETC

获取价格

x8 Flash EEPROM
CAT28F001P-15BT CATALYST

获取价格

1 Megabit CMOS Boot Block Flash Memory
CAT28F001P-15T ETC

获取价格

x8 Flash EEPROM
CAT28F001P-15TT CATALYST

获取价格

1 Megabit CMOS Boot Block Flash Memory
CAT28F001P-70B ONSEMI

获取价格

128KX8 FLASH 12V PROM, 70ns, PDIP32, PLASTIC, DIP-32
CAT28F001P-70BT CATALYST

获取价格

1 Megabit CMOS Boot Block Flash Memory
CAT28F001P-70T ETC

获取价格

x8 Flash EEPROM
CAT28F001P-70TT CATALYST

获取价格

1 Megabit CMOS Boot Block Flash Memory
CAT28F001P-90 CATALYST

获取价格

128KX8 FLASH 12V PROM, 90ns, PDIP32, 0.600 INCH, PLASTIC, DIP-32