5秒后页面跳转
C9820BYB PDF预览

C9820BYB

更新时间: 2024-01-19 05:04:03
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
17页 147K
描述
Processor Specific Clock Generator, CMOS, PDSO24, 0.150 INCH, SSOP-24

C9820BYB 技术参数

生命周期:Transferred零件包装代码:SSOP
包装说明:SSOP,针数:24
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.27
JESD-30 代码:R-PDSO-G24长度:8.65 mm
端子数量:24最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE主时钟/晶体标称频率:67 MHz
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL宽度:3.9 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

C9820BYB 数据手册

 浏览型号C9820BYB的Datasheet PDF文件第2页浏览型号C9820BYB的Datasheet PDF文件第3页浏览型号C9820BYB的Datasheet PDF文件第4页浏览型号C9820BYB的Datasheet PDF文件第5页浏览型号C9820BYB的Datasheet PDF文件第6页浏览型号C9820BYB的Datasheet PDF文件第7页 
C9820  
Direct Rambus Clock Generator  
Preliminary  
Product Features  
Product Description  
High Speed Clock support - provides a 400MHz  
differential clock source for Direct Rambus  
memory systems for an 800MHz data transfer  
rate  
Synchronization Flexibility - provides signals to  
synchronize the clock domains of the Rambus  
Channel with an external system or processor  
clock, provided by C9801 and C9812.  
Power Management Support permits channel  
clocks to be enabled and disabled as required  
Supports Independent Channel Clocking  
24 pin 150 mil SSOP Package  
The C9820 is a Rambus compliant DRCG clock  
synchronizer. It contains a Phase Locked Loop that  
provides complimentary Rambus memory clocks.  
Included in its functionality is the control logic to  
phase and frequency synchronizing the device’s  
output clocks with the system reference clock. Power  
management logic is also provided for Mobil  
application and green PC functionality. Also included  
are separate power pins for each internal functional  
block so as to minimize interaction of these sections  
with each other and thus maximize the device  
performance.  
Supports Intel Architecture platforms  
Pin Configuration  
Block Diagram  
VddlR  
Refclk  
VddP  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
S0  
REFCLK  
PLL  
2
S1  
MULT 0:1  
3
VddO  
VssO  
Clk  
VssP  
4
Output  
Control  
Logic  
VssI  
5
CLK  
CLKB  
Phase  
Aligner  
PCLKM  
PclkM  
SynClkN  
VssC  
6
N/C  
SYNCLKN  
7
ClkB  
VssO  
VddO  
Mult0  
Mult1  
S2  
8
VddC  
9
VddlPD  
StopB  
PwrDnB  
10  
11  
12  
Test  
Logic  
S0:2  
STOPB  
Figure: 2  
Figure: 1  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA, Tel: 408-263-6300, Fax: 408-263-6571  
http://www.imicorp.com  
Rev 1.3  
9/7/1999  
Page 1 of 17  

与C9820BYB相关器件

型号 品牌 描述 获取价格 数据表
C9821AYB CYPRESS Processor Specific Clock Generator, CMOS, PDSO24, 0.150 INCH, SSOP-24

获取价格

C9821GQ ETC SINGLE CLOCK DRIVER|SSOP|24PIN|PLASTIC

获取价格

C9822AYB CYPRESS Processor Specific Clock Generator, CMOS, PDSO24, 0.150 INCH, SSOP-24

获取价格

C9822EQ ETC SINGLE CLOCK DRIVER|SSOP|24PIN|PLASTIC

获取价格

C9824AY CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, SSOP-56

获取价格

C9824CY CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, SSOP-56

获取价格