5秒后页面跳转
C9630CY PDF预览

C9630CY

更新时间: 2024-11-04 21:54:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟发生器PC
页数 文件大小 规格书
18页 188K
描述
PC133 Clock Generator for SiS630/Pentium III & SiS540/Socket7 Applications

C9630CY 技术参数

生命周期:Obsolete零件包装代码:SSOP
包装说明:SSOP, SSOP48,.4针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.27
JESD-30 代码:R-PDSO-G48长度:15.875 mm
端子数量:48最高工作温度:70 °C
最低工作温度:最大输出时钟频率:150 MHz
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP48,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH电源:2.5/3.3,3.3 V
主时钟/晶体标称频率:14.31818 MHz认证状态:Not Qualified
座面最大高度:2.794 mm子类别:Clock Generators
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL宽度:7.5 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC

C9630CY 数据手册

 浏览型号C9630CY的Datasheet PDF文件第2页浏览型号C9630CY的Datasheet PDF文件第3页浏览型号C9630CY的Datasheet PDF文件第4页浏览型号C9630CY的Datasheet PDF文件第5页浏览型号C9630CY的Datasheet PDF文件第6页浏览型号C9630CY的Datasheet PDF文件第7页 
APPROVED PRODUCT  
C9630  
PC133 Clock Generator for SiS630/Pentium®III & SiS540/Socket7 Applications  
Product Features  
Frequency Table (MHz)  
Supports Pentium III, K6, and Socket 7 CPU’s  
Designed to SiS630 & SiS540 Chipset requirements  
3 copies of CPU Clock (CPU[0:2] )  
14 copies of SDRAM Clock (SDRAM[0:13]  
7 copies of PCI Clock  
FS3 FS2 FS1 FS0  
CPU  
SDRAM PCICLK  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
66.6  
100.0  
150.0  
133.3  
66.8  
100.0  
100.0  
133.3  
66.9  
100.0  
100.0  
100.0  
100.0  
133.6  
133.3  
150.0  
133.3  
66.9  
97.2  
105.0  
95.0  
126.7  
112.0  
129.3  
96.0  
33.3  
33.3  
37.5  
33.3  
33.4  
33.3  
37.5  
33.3  
33.4  
32.4  
35.0  
31.6  
31.6  
37.3  
32.4  
32.0  
2 REF(0:1) Clock outputs  
1 USB Clock (Non SSC), 48MHz  
1 programmable SIO (Non SSC), 24/48MHz  
133 MHz SDRAM support  
Cypress Spread Spectrum for best EMI reduction  
SMBus Support with read back capabilities.  
Dial-a-Frequency™ Feature  
97.2  
70.0  
95.0  
95.0  
48 Pin SSOP package.  
Block Diagram  
112.0  
97.0  
30pF  
Xin  
96.0  
VDD  
VDD  
300K  
Table 1  
1
REF1  
Note: *Programmable to 48 MHz via SMBus  
30pF  
Pin Configuration  
Xout  
REF0/S3  
1
VDD  
S3 / REF0  
VSS  
1
2
3
4
5
6
7
8
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
REF1  
VDDC  
CPU0  
CPU1  
VSS  
CPU2  
VDD  
SDRAM13  
SDRAM12  
VSS  
SDRAM11  
SDRAM10  
VDD  
SDRAM9  
SDRAM8  
VSS  
SDRAM7  
SDRAM6  
VDD  
SDRAM5  
SDRAM4  
VDD  
S0 / 48MHz  
24_48MHz  
VDDcpu  
3
CPU(0:2)  
Rin  
cpu  
sdram  
pci  
XIN  
XOUT  
VDD  
VDD  
VDD  
VDD  
s3  
s2  
s1  
s0  
14  
SDRAM(0:13)  
PCI(2:6)  
S1/ PCI0  
S2 / PCI1  
PCI2  
5
9
DATA  
SCLK  
sdata  
sclk  
VSS  
PCI3  
PCI4  
PCI5  
PCI6  
VDD  
VSS  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
PLL1  
PCI0/S1  
1
1
VDD  
PCI1/S2  
SDRAM0  
SDRAM1  
VDD  
SDRAM2  
SDRAM3  
VSS  
1
48MHz/S0  
Rin  
48  
VDD  
VDD  
i2c-clk  
i2c-data  
1
24_48MHz  
24 or 48  
SDATA  
SCLK  
PLL2  
Fig.1  
Fig.2  
Cypress Semiconductor Corporation  
525 Los Coches St.  
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571  
http://www.cypress.com  
Document#: 38-07035 Rev. **  
05/02/2001  
Page 1 of 18  

与C9630CY相关器件

型号 品牌 获取价格 描述 数据表
C9631AY CYPRESS

获取价格

Processor Specific Clock Generator, CMOS, PDSO48, SSOP-48
C963P PERKINELMER

获取价格

CHANNEL PHOTO MULTIPLIER
C9641AT CYPRESS

获取价格

Processor Specific Clock Generator, CMOS, PDSO48, TSSOP-48
C9641AY CYPRESS

获取价格

Processor Specific Clock Generator, 146.22MHz, CMOS, PDSO48, SSOP-48
C964-A9K120-CA0 VCC

获取价格

Single Color LED, Amber, Clear, 9.9mm,
C964-A9K120-CA9 VCC

获取价格

Single Color LED, Amber, Clear, 9.9mm,
C964-A9K120-CW9 VCC

获取价格

Single Color LED, Amber, Water Clear, 9.9mm,
C964-A9K120-NW9 VCC

获取价格

Single Color LED, Amber, Diffused Water Clear, 9.9mm,
C964-A9K120-S0 VCC

获取价格

Single Color LED, Amber, Smoke, 9.9mm,
C964-A9K120-S9 VCC

获取价格

Single Color LED, Amber, Smoke, 9.9mm,