Philips Semiconductors
Product specification
Silicon Diffused Power Transistor
BUJ105AB
GENERAL DESCRIPTION
High-voltage, high-speed planar-passivated npn power switching transistor in SOT404 (D2-PAK) surface-mount
package intended for use in high frequency electronic lighting ballast applications, converters, inverters, switching
regulators, motor control systems, etc.
QUICK REFERENCE DATA
SYMBOL PARAMETER
CONDITIONS
TYP. MAX. UNIT
VCESM
VCBO
VCEO
IC
Collector-emitter voltage peak value
VBE = 0 V
-
-
700
700
400
8
V
V
V
A
A
W
V
Collector-Base voltage (open emitter)
Collector-emitter voltage (open base)
Collector current (DC)
-
-
ICM
Collector current peak value
Total power dissipation
Collector-emitter saturation voltage
-
16
Ptot
Tmb ≤ 25 ˚C
-
125
1.0
15
VCEsat
hFEsat
tf
IC = 4.0 A;IB = 0.8 A
IC = 4.0 A; VCE = 5 V
IC = 5 A; IB1 = 1 A
0.3
11
20
Fall time
50
ns
PINNING - SOT404
PIN CONFIGURATION
SYMBOL
PIN
1
DESCRIPTION
c
mb
base
2
collector
emitter
b
3
2
mb collector
e
1
3
LIMITING VALUES8
Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)
SYMBOL PARAMETER
CONDITIONS
MIN. MAX. UNIT
VCESM
VCEO
VCBO
IC
Collector to emitter voltage
VBE = 0 V
-
700
400
700
8
V
V
Collector to emitter voltage (open base)
Collector to base voltage (open emitter)
Collector current (DC)
-
-
V
-
A
ICM
Collector current peak value
Base current (DC)
Base current peak value
Total power dissipation
Storage temperature
Junction temperature
-
16
A
IB
IBM
Ptot
Tstg
Tj
-
4
8
125
150
150
A
-
-
A
Tmb ≤ 25 ˚C
W
˚C
˚C
-65
-
THERMAL RESISTANCES
SYMBOL PARAMETER
CONDITIONS
TYP. MAX. UNIT
Rth j-mb
Thermal resistance junction to mounting
base
-
1.0
K/W
Rth j-a
Thermal resistance junction to ambient
minimum footprint, FR4 board
55
-
K/W
October 2001
1
Rev 1.000