5秒后页面跳转
AZ10ELT20 PDF预览

AZ10ELT20

更新时间: 2024-09-21 04:33:23
品牌 Logo 应用领域
AZM 转换器
页数 文件大小 规格书
10页 114K
描述
CMOS/TTL to Differential PECL Translator

AZ10ELT20 数据手册

 浏览型号AZ10ELT20的Datasheet PDF文件第2页浏览型号AZ10ELT20的Datasheet PDF文件第3页浏览型号AZ10ELT20的Datasheet PDF文件第4页浏览型号AZ10ELT20的Datasheet PDF文件第5页浏览型号AZ10ELT20的Datasheet PDF文件第6页浏览型号AZ10ELT20的Datasheet PDF文件第7页 
ARIZONA MICROTEK, INC.  
AZ10ELT20  
AZ100ELT20  
CMOS/TTL to Differential PECL Translator  
PACKAGE AVAILABILITY  
FEATURES  
PACKAGE  
PART NUMBER  
MARKING NOTES  
0.5ns Typical Propagation Delay  
Differential PECL Outputs  
Flow Through Pinouts  
Operating Range of +3.0V to +5.5V  
Direct Replacement for ON Semi  
MC100ELT20 & Micrel SY89329V  
Available in 2x2 and 3x3 mm MLP  
Packages  
TC  
MLP 8 (2x2x0.75)  
AZ100ELT20N  
1,2  
<Date Code>  
MLP 8 (2x2x0.75)  
Green / RoHS  
Compliant / Lead  
(Pb) Free  
TCG  
<Date Code>  
AZ100ELT20NG  
AZ10/100ELT20L  
AZ10/100ELT20LG  
1,2  
AZM  
MLP 16 (3x3)  
T20  
<Date Code>  
1,2  
1,2  
IBIS Model Files Available on  
Arizona Microtek Website  
MLP 16 (3x3)  
Green / RoHS  
Compliant / Lead  
(Pb) Free  
AZMG  
T20  
<Date Code>  
AZM10  
ELT20  
AZM100  
ELT20  
SOIC 8  
SOIC 8  
AZ10ELT20D  
AZ100ELT20D  
1,2,3  
1,2,3  
SOIC 8 RoHS  
Compliant / Lead  
(Pb) Free  
AZM100+  
ELT20  
AZ100ELT20D+  
1,2,3  
SOIC 8 Green /  
RoHS Compliant /  
Lead (Pb) Free  
DESCRIPTION  
AZM100G  
ELT20  
AZ100ELT20DG  
AZ100ELT20T  
1,2,3  
1,2,3  
AZH  
LT20  
The  
AZ10/100ELT20  
is  
a
TSSOP 8  
CMOS/TTL to differential PECL  
translator. It operates with a single power  
supply of +3.0 to +5.5 volts, making it  
ideal for both LVCMOS/LVTTL and  
CMOS/TTL applications. The extremely  
small MLP 8 2x2 mm package makes it  
ideal for those applications where space,  
performance and low power are at a  
premium.  
TSSOP 8 Green /  
RoHS Compliant /  
Lead (Pb) Free  
DIE  
AZHG  
LT20  
AZ100ELT20TG  
1,2,3  
4
AZ10/100ELT20XP  
N/A  
1
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K  
parts) Tape & Reel.  
2
3
4
Date code format: “Y” or “YY” for year followed by “WW” for week.  
Date code “YWW” or “YYWW” on underside of part.  
Waffle Pack.  
When the D input is left floating, the Q output is forced HIGH, and the Q¯ output is forced LOW.  
The ELT20 is available in both PECL standards: the AZ10ELT20 is compatible with PECL 10K logic levels  
while the AZ100ELT20 is compatible with PECL 100K logic levels.  
NOTE: Specifications in the PECL tables are valid when thermal equilibrium is established.  
BLOCK DIAGRAM  
Q
D
Q
1630 S. STAPLEY DR., SUITE 127 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541  
www.azmicrotek.com  

与AZ10ELT20相关器件

型号 品牌 获取价格 描述 数据表
AZ10ELT20_08 AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10ELT20D AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10ELT22 AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10ELT22_08 AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10ELT22D AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10ELT22D+ AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10ELT22T AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10ELT22T+ AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ10EP16 AZM

获取价格

ECL/PECL Differential Receiver
AZ10EP16D AZM

获取价格

ECL/PECL Differential Receiver