5秒后页面跳转
AZ10EL11D+ PDF预览

AZ10EL11D+

更新时间: 2024-11-08 04:21:23
品牌 Logo 应用领域
AZM 光电二极管
页数 文件大小 规格书
6页 77K
描述
ECL/PECL 1:2 Differential Fanout Buffer

AZ10EL11D+ 技术参数

是否Rohs认证:符合生命周期:Contact Manufacturer
包装说明:SOP, SOP8,.25Reach Compliance Code:compliant
风险等级:5.8Is Samacsys:N
JESD-30 代码:R-PDSO-G8端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:-5.2 V
Prop。Delay @ Nom-Sup:0.385 ns认证状态:Not Qualified
子类别:Clock Drivers表面贴装:YES
技术:ECL10K温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

AZ10EL11D+ 数据手册

 浏览型号AZ10EL11D+的Datasheet PDF文件第2页浏览型号AZ10EL11D+的Datasheet PDF文件第3页浏览型号AZ10EL11D+的Datasheet PDF文件第4页浏览型号AZ10EL11D+的Datasheet PDF文件第5页浏览型号AZ10EL11D+的Datasheet PDF文件第6页 
ARIZONA MICROTEK, INC.  
AZ10EL11  
AZ100EL11  
ECL/PECL 1:2 Differential Fanout Buffer  
FEATURES  
PACKAGE AVAILABILITY  
RoHS Compliant / Lead (Pb) Free  
Packages available  
265ps Propagation Delay  
5ps Skew Between Outputs  
High Bandwidth Output Transitions  
75kΩ Internal Input Pulldown Resistors  
Direct Replacement for ON  
Semiconductor MC10EL11 &  
MC100EL11  
PACKAGE  
PART NUMBER  
MARKING NOTES  
AZM10  
EL11  
SOIC 8  
AZ10EL11D  
1,2  
SOIC 8 RoHS  
Compliant / Lead  
(Pb) Free  
AZM10+  
1,2  
AZ10EL11D+  
EL11  
AZM100  
1,2  
SOIC 8  
AZ100EL11D  
AZ10EL11T  
EL11  
AZT  
EL11  
TSSOP 8  
TSSOP 8  
1,2  
AZH  
EL11  
AZ100LVEL11T  
1,2  
1
2
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts)  
Tape & Reel.  
Date code format: “Y” or “YY” for year followed by “WW” for week on  
underside of part.  
DESCRIPTION  
The AZ10/100EL11 is a differential 1:2 fanout gate. The device is functionally similar to the E111 device but  
with higher performance capabilities. Having within-device skews and output transition times significantly  
improved over the E111, the EL11 is ideally suited for those applications that require the ultimate in AC  
performance.  
The differential inputs of the EL11 employ clamping circuitry to maintain stability under open input conditions.  
If the inputs are left open (pulled to VEE) the Q outputs will go LOW.  
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.  
LOGIC DIAGRAM AND PINOUT ASSIGNMENT  
1
2
3
4
8
V
Q0  
Q0  
CC  
PIN DESCRIPTION  
D
7
6
PIN  
FUNCTION  
Data Inputs  
Q0, Q¯¯0, Q1, Q¯¯1 Data Outputs  
D, D¯  
VCC  
VEE  
Positive Supply  
Negative Supply  
Q1  
Q1  
D
5
V
EE  
1630 S. STAPLEY DR., SUITE 127 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541  
www.azmicrotek.com  

与AZ10EL11D+相关器件

型号 品牌 获取价格 描述 数据表
AZ10EL11DR1 ETC

获取价格

ECL/PECL 1:2 Differential Fanout Buffer
AZ10EL11DR2 ETC

获取价格

ECL/PECL 1:2 Differential Fanout Buffer
AZ10EL11T AZM

获取价格

ECL/PECL 1:2 Differential Fanout Buffer
AZ10EL11TR1 ETC

获取价格

ECL/PECL 1:2 Differential Fanout Buffer
AZ10EL11TR2 ETC

获取价格

ECL/PECL 1:2 Differential Fanout Buffer
AZ10EL16 AZM

获取价格

ECL/PECL Differential Receiver
AZ10EL16D AZM

获取价格

ECL/PECL Differential Receiver
AZ10EL16T AZM

获取价格

ECL/PECL Differential Receiver
AZ10EL16VO AZM

获取价格

ECL/PECL Oscillator Gain Stage and Buffer with Enable
AZ10EL16VOD AZM

获取价格

ECL/PECL Oscillator Gain Stage and Buffer with Enable