5秒后页面跳转
AZ100LVEL33T PDF预览

AZ100LVEL33T

更新时间: 2024-09-19 04:33:23
品牌 Logo 应用领域
AZM /
页数 文件大小 规格书
10页 128K
描述
ECL/PECL ±4 Divider

AZ100LVEL33T 技术参数

是否Rohs认证: 不符合生命周期:Contact Manufacturer
包装说明:TSSOP, TSSOP8,.19Reach Compliance Code:compliant
风险等级:5.83JESD-30 代码:R-PDSO-G8
JESD-609代码:e0逻辑集成电路类型:PRESCALER
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP8,.19
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源:-4.5 V认证状态:Not Qualified
子类别:Prescaler/Multivibrators表面贴装:YES
技术:ECL100K温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

AZ100LVEL33T 数据手册

 浏览型号AZ100LVEL33T的Datasheet PDF文件第2页浏览型号AZ100LVEL33T的Datasheet PDF文件第3页浏览型号AZ100LVEL33T的Datasheet PDF文件第4页浏览型号AZ100LVEL33T的Datasheet PDF文件第5页浏览型号AZ100LVEL33T的Datasheet PDF文件第6页浏览型号AZ100LVEL33T的Datasheet PDF文件第7页 
ARIZONA MICROTEK, INC.  
AZ10LVEL33  
AZ100LVEL33  
ECL/PECL ÷4 Divider  
PACKAGE AVAILABILITY  
FEATURES  
PACKAGE  
PART NUMBER  
MARKING NOTES  
Green / RoHS Compliant /  
MLP 8 (2x2) Green  
/ RoHS Compliant /  
Lead (Pb) Free  
C3G  
<Date Code>  
Lead (Pb) Free package available  
Operating Range of 3.0V to 5.5V  
470ps Propagation Delay  
AZ100LVEL33NG  
1,2  
AZM  
MLP 16 (3x3)  
AZ10/100LVEL33L  
L33  
1,2  
4.0GHz Toggle Frequency  
<Date Code>  
AZM10  
LVEL33  
AZM100  
LVEL33  
AZT  
LV33  
AZH  
LV33  
Internal Input Pulldown Resistors  
Direct Replacement for ON Semiconductor  
MC10EL33, MC100EL33,  
SOIC 8  
AZ10LVEL33D  
AZ100LVEL33D  
AZ10LVEL33T  
AZ100LVEL33T  
1,2,3  
1,2,3  
1,2,3  
1,2,3  
SOIC 8  
and MC100LVEL33  
Transistor Count = 91 Devices  
IBIS Model Files Available on Arizona  
Microtek Web Site  
TSSOP 8  
TSSOP 8  
1
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K  
parts) Tape & Reel.  
2
3
Date code format: “Y” or “YY” for year followed by “WW” for week.  
Date code “YWW” or “YYWW” on underside of part.  
DESCRIPTION  
The AZ10/100LVEL33 is an integrated ÷4 divider. The RESET pin is asynchronous and clears the output (Q  
Low, Q¯ High) on the rising edge. Upon power-up, the internal flip-flop will be in a random logic state. RESET  
allows for the synchronization of multiple LVEL33’s in a system.  
The LVEL33 provides a VBB output for single-end use or a DC bias reference for AC coupling to the device.  
For single-ended input applications, the VBB reference should be connected to one side of the CLK/C¯¯L¯K¯ differential  
input pair. The input signal is then fed to the other CLK/C¯¯L¯K¯ input. The VBB pin can support 1.0mA sink/source  
current. When used, the VBB pin should be bypassed to ground via a 0.01μF capacitor.  
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.  
LOGIC DIAGRAM  
PIN DESCRIPTION  
RESET  
R
PIN  
FUNCTION  
Q
Q
CLK, C¯L¯¯K Clock Inputs  
RESET  
VBB  
Q, Q¯  
VCC  
Asynchronous Reset  
Reference Voltage Output  
Data Outputs  
÷4  
CLK  
CLK  
Positive Supply  
VEE  
Negative Supply  
VBB  
1630 S. STAPLEY DR., SUITE 127 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541  
www.azmicrotek.com  

与AZ100LVEL33T相关器件

型号 品牌 获取价格 描述 数据表
AZ100LVEL33TG AZM

获取价格

ECL/PECL ÷4 Divider
AZ100LVEL58 AZM

获取价格

ECL/PECL 2:1 Multiplexer
AZ100LVEL58_12 AZM

获取价格

PECL/ECL 2:1 Multiplexer
AZ100LVEL58D AZM

获取价格

ECL/PECL 2:1 Multiplexer
AZ100LVEL58DG AZM

获取价格

PECL/ECL 2:1 Multiplexer
AZ100LVEL58N AZM

获取价格

PECL/ECL 2:1 Multiplexer
AZ100LVEL58N+ AZM

获取价格

ECL/PECL 2:1 Multiplexer
AZ100LVEL58NG AZM

获取价格

ECL/PECL 2:1 Multiplexer
AZ100LVEL58T AZM

获取价格

ECL/PECL 2:1 Multiplexer
AZ100LVEL58TG AZM

获取价格

PECL/ECL 2:1 Multiplexer